summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/MAX7424
diff options
context:
space:
mode:
Diffstat (limited to 'library/SubcircuitLibrary/MAX7424')
-rw-r--r--library/SubcircuitLibrary/MAX7424/MAX7424-cache.lib143
-rw-r--r--library/SubcircuitLibrary/MAX7424/MAX7424.cir43
-rw-r--r--library/SubcircuitLibrary/MAX7424/MAX7424.cir.out46
-rw-r--r--library/SubcircuitLibrary/MAX7424/MAX7424.pro71
-rw-r--r--library/SubcircuitLibrary/MAX7424/MAX7424.sch993
-rw-r--r--library/SubcircuitLibrary/MAX7424/MAX7424.sub40
-rw-r--r--library/SubcircuitLibrary/MAX7424/MAX7424_Previous_Values.xml1
-rw-r--r--library/SubcircuitLibrary/MAX7424/NMOS-180nm.lib13
-rw-r--r--library/SubcircuitLibrary/MAX7424/NPN.lib4
-rw-r--r--library/SubcircuitLibrary/MAX7424/PNP.lib4
-rw-r--r--library/SubcircuitLibrary/MAX7424/analysis1
-rw-r--r--library/SubcircuitLibrary/MAX7424/lm_741-cache.lib119
-rw-r--r--library/SubcircuitLibrary/MAX7424/lm_741.cir43
-rw-r--r--library/SubcircuitLibrary/MAX7424/lm_741.cir.out46
-rw-r--r--library/SubcircuitLibrary/MAX7424/lm_741.pro44
-rw-r--r--library/SubcircuitLibrary/MAX7424/lm_741.sch697
-rw-r--r--library/SubcircuitLibrary/MAX7424/lm_741.sub40
-rw-r--r--library/SubcircuitLibrary/MAX7424/lm_741_Previous_Values.xml1
-rw-r--r--library/SubcircuitLibrary/MAX7424/npn_1.lib29
-rw-r--r--library/SubcircuitLibrary/MAX7424/pnp_1.lib29
20 files changed, 2407 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/MAX7424/MAX7424-cache.lib b/library/SubcircuitLibrary/MAX7424/MAX7424-cache.lib
new file mode 100644
index 00000000..c7f00121
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/MAX7424-cache.lib
@@ -0,0 +1,143 @@
+EESchema-LIBRARY Version 2.3
+#encoding utf-8
+#
+# GND
+#
+DEF GND #PWR 0 0 Y Y 1 F P
+F0 "#PWR" 0 -250 50 H I C CNN
+F1 "GND" 0 -150 50 H V C CNN
+F2 "" 0 0 50 H I C CNN
+F3 "" 0 0 50 H I C CNN
+DRAW
+P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
+X GND 1 0 0 0 D 50 50 1 1 W N
+ENDDRAW
+ENDDEF
+#
+# PORT
+#
+DEF PORT U 0 40 Y Y 26 F N
+F0 "U" 50 100 30 H V C CNN
+F1 "PORT" 0 0 30 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
+A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
+S -100 50 100 -50 0 1 0 N
+X ~ 1 250 0 100 L 30 30 1 1 B
+X ~ 2 250 0 100 L 30 30 2 1 B
+X ~ 3 250 0 100 L 30 30 3 1 B
+X ~ 4 250 0 100 L 30 30 4 1 B
+X ~ 5 250 0 100 L 30 30 5 1 B
+X ~ 6 250 0 100 L 30 30 6 1 B
+X ~ 7 250 0 100 L 30 30 7 1 B
+X ~ 8 250 0 100 L 30 30 8 1 B
+X ~ 9 250 0 100 L 30 30 9 1 B
+X ~ 10 250 0 100 L 30 30 10 1 B
+X ~ 11 250 0 100 L 30 30 11 1 B
+X ~ 12 250 0 100 L 30 30 12 1 B
+X ~ 13 250 0 100 L 30 30 13 1 B
+X ~ 14 250 0 100 L 30 30 14 1 B
+X ~ 15 250 0 100 L 30 30 15 1 B
+X ~ 16 250 0 100 L 30 30 16 1 B
+X ~ 17 250 0 100 L 30 30 17 1 B
+X ~ 18 250 0 100 L 30 30 18 1 B
+X ~ 19 250 0 100 L 30 30 19 1 B
+X ~ 20 250 0 100 L 30 30 20 1 B
+X ~ 21 250 0 100 L 30 30 21 1 B
+X ~ 22 250 0 100 L 30 30 22 1 B
+X ~ 23 250 0 100 L 30 30 23 1 B
+X ~ 24 250 0 100 L 30 30 24 1 B
+X ~ 25 250 0 100 L 30 30 25 1 B
+X ~ 26 250 0 100 L 30 30 26 1 B
+ENDDRAW
+ENDDEF
+#
+# eSim_C
+#
+DEF eSim_C C 0 10 N Y 1 F N
+F0 "C" 25 100 50 H V L CNN
+F1 "eSim_C" 25 -100 50 H V L CNN
+F2 "" 38 -150 30 H V C CNN
+F3 "" 0 0 60 H V C CNN
+ALIAS capacitor
+$FPLIST
+ C_*
+$ENDFPLIST
+DRAW
+P 2 0 1 20 -80 -30 80 -30 N
+P 2 0 1 20 -80 30 80 30 N
+X ~ 1 0 150 110 D 40 40 1 1 P
+X ~ 2 0 -150 110 U 40 40 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_MOS_N
+#
+DEF eSim_MOS_N M 0 0 Y N 1 F N
+F0 "M" 0 -150 50 H V R CNN
+F1 "eSim_MOS_N" 100 -50 50 H V R CNN
+F2 "" 300 -300 29 H V C CNN
+F3 "" 100 -200 60 H V C CNN
+ALIAS mosfet_n
+DRAW
+C 150 -200 111 0 1 10 N
+P 2 0 1 10 130 -290 130 -250 N
+P 2 0 1 0 130 -270 200 -270 N
+P 2 0 1 10 130 -220 130 -180 N
+P 2 0 1 0 130 -200 200 -200 N
+P 2 0 1 10 130 -150 130 -110 N
+P 2 0 1 0 130 -130 200 -130 N
+P 2 0 1 0 200 -300 200 -270 N
+P 2 0 1 0 200 -130 200 -100 N
+P 3 0 1 10 110 -275 110 -125 110 -125 N
+P 3 0 1 0 200 -200 300 -200 300 -250 N
+P 4 0 1 0 140 -200 180 -215 180 -185 140 -200 F
+X D 1 200 0 100 D 50 50 1 1 P
+X G 2 -100 -200 210 R 50 50 1 1 P
+X S 3 200 -400 100 U 50 50 1 1 P
+X B 4 300 -350 98 U 47 47 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_R
+#
+DEF eSim_R R 0 0 N Y 1 F N
+F0 "R" 50 130 50 H V C CNN
+F1 "eSim_R" 50 -50 50 H V C CNN
+F2 "" 50 -20 30 H V C CNN
+F3 "" 50 50 30 V V C CNN
+ALIAS resistor
+$FPLIST
+ R_*
+ Resistor_*
+$ENDFPLIST
+DRAW
+S 150 10 -50 90 0 1 10 N
+X ~ 1 -100 50 50 R 60 60 1 1 P
+X ~ 2 200 50 50 L 60 60 1 1 P
+ENDDRAW
+ENDDEF
+#
+# lm_741
+#
+DEF lm_741 X 0 40 Y Y 1 F N
+F0 "X" -200 0 60 H V C CNN
+F1 "lm_741" -100 -250 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+P 4 0 1 0 -350 350 350 0 -350 -350 -350 350 N
+X off_null 1 -50 400 200 D 50 38 1 1 I
+X inv 2 -550 150 200 R 50 38 1 1 I
+X non_inv 3 -550 -100 200 R 50 38 1 1 I
+X v_neg 4 -150 -450 200 U 50 38 1 1 I
+X off_null 5 50 350 200 D 50 38 1 1 I
+X out 6 550 0 200 L 50 38 1 1 O
+X v_pos 7 -150 450 200 D 50 38 1 1 I
+X NC 8 150 -300 200 U 50 38 1 1 N
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/library/SubcircuitLibrary/MAX7424/MAX7424.cir b/library/SubcircuitLibrary/MAX7424/MAX7424.cir
new file mode 100644
index 00000000..6c49d171
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/MAX7424.cir
@@ -0,0 +1,43 @@
+* E:\ESIM\FOSSEE\eSim\library\SubcircuitLibrary\MAX7424\MAX7424.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 05/30/25 23:18:24
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+X1 ? Net-_C1-Pad1_ Net-_C2-Pad1_ Net-_U1-Pad4_ ? Net-_M7-Pad2_ Net-_U1-Pad3_ ? lm_741
+R3 Net-_C1-Pad1_ Net-_M7-Pad2_ 10k
+R2 Net-_C1-Pad1_ GND 10k
+C1 Net-_C1-Pad1_ GND 0.001u
+C2 Net-_C2-Pad1_ GND 0.05n
+X2 ? Net-_C3-Pad1_ Net-_C4-Pad1_ Net-_U1-Pad4_ ? Net-_C5-Pad1_ Net-_U1-Pad3_ ? lm_741
+R7 Net-_C3-Pad1_ Net-_C5-Pad1_ 13.82k
+R6 Net-_C3-Pad1_ GND 10k
+C3 Net-_C3-Pad1_ GND 0.008u
+C4 Net-_C4-Pad1_ GND 0.05n
+C5 Net-_C5-Pad1_ Net-_C5-Pad2_ 0.05n
+X3 ? Net-_C6-Pad1_ Net-_C7-Pad1_ Net-_U1-Pad4_ ? Net-_C8-Pad1_ Net-_U1-Pad3_ ? lm_741
+R11 Net-_C6-Pad1_ Net-_C8-Pad1_ 3.82k
+R10 Net-_C6-Pad1_ GND 10k
+C6 Net-_C6-Pad1_ GND 0.01u
+C7 Net-_C7-Pad1_ GND 0.05n
+C8 Net-_C8-Pad1_ Net-_C8-Pad2_ 0.05n
+M1 Net-_C9-Pad1_ Net-_M1-Pad2_ Net-_M1-Pad2_ Net-_M1-Pad2_ eSim_MOS_N
+M2 Net-_C2-Pad1_ Net-_M1-Pad2_ Net-_C9-Pad1_ Net-_M1-Pad2_ eSim_MOS_N
+C9 Net-_C9-Pad1_ GND 0.05n
+M7 Net-_C12-Pad1_ Net-_M7-Pad2_ Net-_M7-Pad2_ Net-_M7-Pad2_ eSim_MOS_N
+M8 Net-_C5-Pad2_ Net-_M7-Pad2_ Net-_C12-Pad1_ Net-_M7-Pad2_ eSim_MOS_N
+C12 Net-_C12-Pad1_ GND 0.005n
+M9 Net-_C13-Pad1_ Net-_C5-Pad2_ Net-_C5-Pad2_ Net-_C5-Pad2_ eSim_MOS_N
+M10 Net-_C4-Pad1_ Net-_C5-Pad2_ Net-_C13-Pad1_ Net-_C5-Pad2_ eSim_MOS_N
+C13 Net-_C13-Pad1_ GND 0.005n
+M3 Net-_C10-Pad1_ Net-_C5-Pad1_ Net-_C5-Pad1_ Net-_C5-Pad1_ eSim_MOS_N
+M4 Net-_C8-Pad2_ Net-_C5-Pad1_ Net-_C10-Pad1_ Net-_C5-Pad1_ eSim_MOS_N
+C10 Net-_C10-Pad1_ GND 0.05n
+M5 Net-_C11-Pad1_ Net-_C8-Pad2_ Net-_C8-Pad2_ Net-_C8-Pad2_ eSim_MOS_N
+M6 Net-_C7-Pad1_ Net-_C8-Pad2_ Net-_C11-Pad1_ Net-_C8-Pad2_ eSim_MOS_N
+C11 Net-_C11-Pad1_ GND 0.05n
+U1 ? Net-_M1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_C8-Pad1_ ? GND GND PORT
+
+.end
diff --git a/library/SubcircuitLibrary/MAX7424/MAX7424.cir.out b/library/SubcircuitLibrary/MAX7424/MAX7424.cir.out
new file mode 100644
index 00000000..d1cb2a5c
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/MAX7424.cir.out
@@ -0,0 +1,46 @@
+* e:\esim\fossee\esim\library\subcircuitlibrary\max7424\max7424.cir
+
+.include lm_741.sub
+.include NMOS-180nm.lib
+x1 ? net-_c1-pad1_ net-_c2-pad1_ net-_u1-pad4_ ? net-_m7-pad2_ net-_u1-pad3_ ? lm_741
+r3 net-_c1-pad1_ net-_m7-pad2_ 10k
+r2 net-_c1-pad1_ gnd 10k
+c1 net-_c1-pad1_ gnd 0.001u
+c2 net-_c2-pad1_ gnd 0.05n
+x2 ? net-_c3-pad1_ net-_c4-pad1_ net-_u1-pad4_ ? net-_c5-pad1_ net-_u1-pad3_ ? lm_741
+r7 net-_c3-pad1_ net-_c5-pad1_ 13.82k
+r6 net-_c3-pad1_ gnd 10k
+c3 net-_c3-pad1_ gnd 0.008u
+c4 net-_c4-pad1_ gnd 0.05n
+c5 net-_c5-pad1_ net-_c5-pad2_ 0.05n
+x3 ? net-_c6-pad1_ net-_c7-pad1_ net-_u1-pad4_ ? net-_c8-pad1_ net-_u1-pad3_ ? lm_741
+r11 net-_c6-pad1_ net-_c8-pad1_ 3.82k
+r10 net-_c6-pad1_ gnd 10k
+c6 net-_c6-pad1_ gnd 0.01u
+c7 net-_c7-pad1_ gnd 0.05n
+c8 net-_c8-pad1_ net-_c8-pad2_ 0.05n
+m1 net-_c9-pad1_ net-_m1-pad2_ net-_m1-pad2_ net-_m1-pad2_ CMOSN W=100u L=100u M=1
+m2 net-_c2-pad1_ net-_m1-pad2_ net-_c9-pad1_ net-_m1-pad2_ CMOSN W=100u L=100u M=1
+c9 net-_c9-pad1_ gnd 0.05n
+m7 net-_c12-pad1_ net-_m7-pad2_ net-_m7-pad2_ net-_m7-pad2_ CMOSN W=100u L=100u M=1
+m8 net-_c5-pad2_ net-_m7-pad2_ net-_c12-pad1_ net-_m7-pad2_ CMOSN W=100u L=100u M=1
+c12 net-_c12-pad1_ gnd 0.005n
+m9 net-_c13-pad1_ net-_c5-pad2_ net-_c5-pad2_ net-_c5-pad2_ CMOSN W=100u L=100u M=1
+m10 net-_c4-pad1_ net-_c5-pad2_ net-_c13-pad1_ net-_c5-pad2_ CMOSN W=100u L=100u M=1
+c13 net-_c13-pad1_ gnd 0.005n
+m3 net-_c10-pad1_ net-_c5-pad1_ net-_c5-pad1_ net-_c5-pad1_ CMOSN W=100u L=100u M=1
+m4 net-_c8-pad2_ net-_c5-pad1_ net-_c10-pad1_ net-_c5-pad1_ CMOSN W=100u L=100u M=1
+c10 net-_c10-pad1_ gnd 0.05n
+m5 net-_c11-pad1_ net-_c8-pad2_ net-_c8-pad2_ net-_c8-pad2_ CMOSN W=100u L=100u M=1
+m6 net-_c7-pad1_ net-_c8-pad2_ net-_c11-pad1_ net-_c8-pad2_ CMOSN W=100u L=100u M=1
+c11 net-_c11-pad1_ gnd 0.05n
+* u1 ? net-_m1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_c8-pad1_ ? gnd gnd port
+.ac lin 0 0Hz 0Hz
+
+* Control Statements
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+.endc
+.end
diff --git a/library/SubcircuitLibrary/MAX7424/MAX7424.pro b/library/SubcircuitLibrary/MAX7424/MAX7424.pro
new file mode 100644
index 00000000..d7f78c3b
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/MAX7424.pro
@@ -0,0 +1,71 @@
+update=22/05/2015 07:44:53
+version=1
+last_client=kicad
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=
+[eeschema/libraries]
+LibName1=adc-dac
+LibName2=memory
+LibName3=xilinx
+LibName4=microcontrollers
+LibName5=dsp
+LibName6=microchip
+LibName7=analog_switches
+LibName8=motorola
+LibName9=texas
+LibName10=intel
+LibName11=audio
+LibName12=interface
+LibName13=digital-audio
+LibName14=philips
+LibName15=display
+LibName16=cypress
+LibName17=siliconi
+LibName18=opto
+LibName19=atmel
+LibName20=contrib
+LibName21=power
+LibName22=eSim_Plot
+LibName23=transistors
+LibName24=conn
+LibName25=eSim_User
+LibName26=regul
+LibName27=74xx
+LibName28=cmos4000
+LibName29=eSim_Analog
+LibName30=eSim_Devices
+LibName31=eSim_Digital
+LibName32=eSim_Hybrid
+LibName33=eSim_Miscellaneous
+LibName34=eSim_Power
+LibName35=eSim_Sources
+LibName36=eSim_Subckt
+LibName37=eSim_Nghdl
+LibName38=eSim_Ngveri
diff --git a/library/SubcircuitLibrary/MAX7424/MAX7424.sch b/library/SubcircuitLibrary/MAX7424/MAX7424.sch
new file mode 100644
index 00000000..6a496c67
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/MAX7424.sch
@@ -0,0 +1,993 @@
+EESchema Schematic File Version 2
+LIBS:adc-dac
+LIBS:memory
+LIBS:xilinx
+LIBS:microcontrollers
+LIBS:dsp
+LIBS:microchip
+LIBS:analog_switches
+LIBS:motorola
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:power
+LIBS:eSim_Plot
+LIBS:transistors
+LIBS:conn
+LIBS:eSim_User
+LIBS:regul
+LIBS:74xx
+LIBS:cmos4000
+LIBS:eSim_Analog
+LIBS:eSim_Devices
+LIBS:eSim_Digital
+LIBS:eSim_Hybrid
+LIBS:eSim_Miscellaneous
+LIBS:eSim_Power
+LIBS:eSim_Sources
+LIBS:eSim_Subckt
+LIBS:eSim_Nghdl
+LIBS:eSim_Ngveri
+LIBS:MAX7424-cache
+EELAYER 25 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L lm_741 X1
+U 1 1 682891DF
+P 3900 2300
+F 0 "X1" H 3700 2300 60 0000 C CNN
+F 1 "lm_741" H 3800 2050 60 0000 C CNN
+F 2 "" H 3900 2300 60 0000 C CNN
+F 3 "" H 3900 2300 60 0000 C CNN
+ 1 3900 2300
+ 1 0 0 -1
+$EndComp
+$Comp
+L resistor R3
+U 1 1 682891E1
+P 3750 1150
+F 0 "R3" H 3800 1280 50 0000 C CNN
+F 1 "10k" H 3800 1100 50 0000 C CNN
+F 2 "" H 3800 1130 30 0000 C CNN
+F 3 "" V 3800 1200 30 0000 C CNN
+ 1 3750 1150
+ 1 0 0 -1
+$EndComp
+$Comp
+L resistor R2
+U 1 1 682891E2
+P 3100 1300
+F 0 "R2" H 3150 1430 50 0000 C CNN
+F 1 "10k" H 3150 1250 50 0000 C CNN
+F 2 "" H 3150 1280 30 0000 C CNN
+F 3 "" V 3150 1350 30 0000 C CNN
+ 1 3100 1300
+ 0 1 1 0
+$EndComp
+$Comp
+L capacitor C1
+U 1 1 682891E3
+P 2650 1350
+F 0 "C1" H 2675 1450 50 0000 L CNN
+F 1 "0.001u" H 2675 1250 50 0000 L CNN
+F 2 "" H 2688 1200 30 0000 C CNN
+F 3 "" H 2650 1350 60 0000 C CNN
+ 1 2650 1350
+ 1 0 0 -1
+$EndComp
+$Comp
+L capacitor C2
+U 1 1 682891E4
+P 3250 2850
+F 0 "C2" H 3275 2950 50 0000 L CNN
+F 1 "0.05n" H 3275 2750 50 0000 L CNN
+F 2 "" H 3288 2700 30 0000 C CNN
+F 3 "" H 3250 2850 60 0000 C CNN
+ 1 3250 2850
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR01
+U 1 1 682891E5
+P 3150 1700
+F 0 "#PWR01" H 3150 1450 50 0001 C CNN
+F 1 "GND" H 3150 1550 50 0000 C CNN
+F 2 "" H 3150 1700 50 0001 C CNN
+F 3 "" H 3150 1700 50 0001 C CNN
+ 1 3150 1700
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR02
+U 1 1 682891E6
+P 2700 1700
+F 0 "#PWR02" H 2700 1450 50 0001 C CNN
+F 1 "GND" H 2700 1550 50 0000 C CNN
+F 2 "" H 2700 1700 50 0001 C CNN
+F 3 "" H 2700 1700 50 0001 C CNN
+ 1 2700 1700
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR03
+U 1 1 682891E7
+P 3250 3150
+F 0 "#PWR03" H 3250 2900 50 0001 C CNN
+F 1 "GND" H 3250 3000 50 0000 C CNN
+F 2 "" H 3250 3150 50 0001 C CNN
+F 3 "" H 3250 3150 50 0001 C CNN
+ 1 3250 3150
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 3350 850 3350 2150
+Wire Wire Line
+ 3150 1100 3650 1100
+Wire Wire Line
+ 3950 1100 4750 1100
+Wire Wire Line
+ 4750 1100 4750 2300
+Wire Wire Line
+ 4450 2300 5050 2300
+Wire Wire Line
+ 3750 1850 3750 1650
+Wire Wire Line
+ 3750 1650 4950 1650
+Wire Wire Line
+ 4450 2800 3750 2800
+Wire Wire Line
+ 3750 2800 3750 2750
+Wire Wire Line
+ 3150 2400 3350 2400
+Wire Wire Line
+ 3150 1100 3150 1200
+Connection ~ 3350 1100
+Wire Wire Line
+ 3150 1500 3150 1700
+Wire Wire Line
+ 3350 850 2650 850
+Wire Wire Line
+ 2650 850 2650 1200
+Wire Wire Line
+ 2650 1500 2650 1700
+Wire Wire Line
+ 2650 1700 2700 1700
+Wire Wire Line
+ 3250 2400 3250 2700
+Connection ~ 3250 2400
+Wire Wire Line
+ 3250 3000 3250 3150
+Connection ~ 4750 2300
+NoConn ~ 3850 1900
+NoConn ~ 3950 1950
+NoConn ~ 4050 2600
+$Comp
+L lm_741 X2
+U 1 1 682891E8
+P 9200 2250
+F 0 "X2" H 9000 2250 60 0000 C CNN
+F 1 "lm_741" H 9100 2000 60 0000 C CNN
+F 2 "" H 9200 2250 60 0000 C CNN
+F 3 "" H 9200 2250 60 0000 C CNN
+ 1 9200 2250
+ 1 0 0 -1
+$EndComp
+$Comp
+L resistor R7
+U 1 1 682891EB
+P 9050 1100
+F 0 "R7" H 9100 1230 50 0000 C CNN
+F 1 "13.82k" H 9100 1050 50 0000 C CNN
+F 2 "" H 9100 1080 30 0000 C CNN
+F 3 "" V 9100 1150 30 0000 C CNN
+ 1 9050 1100
+ 1 0 0 -1
+$EndComp
+$Comp
+L resistor R6
+U 1 1 682891EC
+P 8400 1250
+F 0 "R6" H 8450 1380 50 0000 C CNN
+F 1 "10k" H 8450 1200 50 0000 C CNN
+F 2 "" H 8450 1230 30 0000 C CNN
+F 3 "" V 8450 1300 30 0000 C CNN
+ 1 8400 1250
+ 0 1 1 0
+$EndComp
+$Comp
+L capacitor C3
+U 1 1 682891ED
+P 7950 1300
+F 0 "C3" H 7975 1400 50 0000 L CNN
+F 1 "0.008u" H 7975 1200 50 0000 L CNN
+F 2 "" H 7988 1150 30 0000 C CNN
+F 3 "" H 7950 1300 60 0000 C CNN
+ 1 7950 1300
+ 1 0 0 -1
+$EndComp
+$Comp
+L capacitor C4
+U 1 1 682891EE
+P 8550 2800
+F 0 "C4" H 8575 2900 50 0000 L CNN
+F 1 "0.05n" H 8575 2700 50 0000 L CNN
+F 2 "" H 8588 2650 30 0000 C CNN
+F 3 "" H 8550 2800 60 0000 C CNN
+ 1 8550 2800
+ 1 0 0 -1
+$EndComp
+$Comp
+L capacitor C5
+U 1 1 682891EF
+P 9050 3900
+F 0 "C5" H 9075 4000 50 0000 L CNN
+F 1 "0.05n" H 9075 3800 50 0000 L CNN
+F 2 "" H 9088 3750 30 0000 C CNN
+F 3 "" H 9050 3900 60 0000 C CNN
+ 1 9050 3900
+ 0 1 1 0
+$EndComp
+$Comp
+L GND #PWR04
+U 1 1 682891F0
+P 8450 1650
+F 0 "#PWR04" H 8450 1400 50 0001 C CNN
+F 1 "GND" H 8450 1500 50 0000 C CNN
+F 2 "" H 8450 1650 50 0001 C CNN
+F 3 "" H 8450 1650 50 0001 C CNN
+ 1 8450 1650
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR05
+U 1 1 682891F1
+P 8000 1650
+F 0 "#PWR05" H 8000 1400 50 0001 C CNN
+F 1 "GND" H 8000 1500 50 0000 C CNN
+F 2 "" H 8000 1650 50 0001 C CNN
+F 3 "" H 8000 1650 50 0001 C CNN
+ 1 8000 1650
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR06
+U 1 1 682891F2
+P 8550 3100
+F 0 "#PWR06" H 8550 2850 50 0001 C CNN
+F 1 "GND" H 8550 2950 50 0000 C CNN
+F 2 "" H 8550 3100 50 0001 C CNN
+F 3 "" H 8550 3100 50 0001 C CNN
+ 1 8550 3100
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 8650 800 8650 2100
+Wire Wire Line
+ 8450 1050 8950 1050
+Wire Wire Line
+ 9250 1050 10050 1050
+Wire Wire Line
+ 10050 1050 10050 3900
+Wire Wire Line
+ 9750 2250 10400 2250
+Wire Wire Line
+ 9050 1800 9050 1600
+Wire Wire Line
+ 9050 1600 10250 1600
+Wire Wire Line
+ 9750 2750 9050 2750
+Wire Wire Line
+ 9050 2750 9050 2700
+Wire Wire Line
+ 8450 2350 8650 2350
+Wire Wire Line
+ 8450 1050 8450 1150
+Connection ~ 8650 1050
+Wire Wire Line
+ 8450 1450 8450 1650
+Wire Wire Line
+ 8650 800 7950 800
+Wire Wire Line
+ 7950 800 7950 1150
+Wire Wire Line
+ 7950 1450 7950 1650
+Wire Wire Line
+ 7950 1650 8000 1650
+Wire Wire Line
+ 8550 2350 8550 2650
+Connection ~ 8550 2350
+Wire Wire Line
+ 8550 2950 8550 3100
+Wire Wire Line
+ 10050 3900 9200 3900
+Connection ~ 10050 2250
+NoConn ~ 9150 1850
+NoConn ~ 9250 1900
+NoConn ~ 9350 2550
+$Comp
+L lm_741 X3
+U 1 1 682891F3
+P 6300 5550
+F 0 "X3" H 6100 5550 60 0000 C CNN
+F 1 "lm_741" H 6200 5300 60 0000 C CNN
+F 2 "" H 6300 5550 60 0000 C CNN
+F 3 "" H 6300 5550 60 0000 C CNN
+ 1 6300 5550
+ 1 0 0 -1
+$EndComp
+$Comp
+L resistor R11
+U 1 1 682891F6
+P 6150 4400
+F 0 "R11" H 6200 4530 50 0000 C CNN
+F 1 "3.82k" H 6200 4350 50 0000 C CNN
+F 2 "" H 6200 4380 30 0000 C CNN
+F 3 "" V 6200 4450 30 0000 C CNN
+ 1 6150 4400
+ 1 0 0 -1
+$EndComp
+$Comp
+L resistor R10
+U 1 1 682891F7
+P 5500 4550
+F 0 "R10" H 5550 4680 50 0000 C CNN
+F 1 "10k" H 5550 4500 50 0000 C CNN
+F 2 "" H 5550 4530 30 0000 C CNN
+F 3 "" V 5550 4600 30 0000 C CNN
+ 1 5500 4550
+ 0 1 1 0
+$EndComp
+$Comp
+L capacitor C6
+U 1 1 682891F8
+P 5050 4600
+F 0 "C6" H 5075 4700 50 0000 L CNN
+F 1 "0.01u" H 5075 4500 50 0000 L CNN
+F 2 "" H 5088 4450 30 0000 C CNN
+F 3 "" H 5050 4600 60 0000 C CNN
+ 1 5050 4600
+ 1 0 0 -1
+$EndComp
+$Comp
+L capacitor C7
+U 1 1 682891F9
+P 5650 6100
+F 0 "C7" H 5675 6200 50 0000 L CNN
+F 1 "0.05n" H 5675 6000 50 0000 L CNN
+F 2 "" H 5688 5950 30 0000 C CNN
+F 3 "" H 5650 6100 60 0000 C CNN
+ 1 5650 6100
+ 1 0 0 -1
+$EndComp
+$Comp
+L capacitor C8
+U 1 1 682891FA
+P 6100 7300
+F 0 "C8" H 6125 7400 50 0000 L CNN
+F 1 "0.05n" H 6125 7200 50 0000 L CNN
+F 2 "" H 6138 7150 30 0000 C CNN
+F 3 "" H 6100 7300 60 0000 C CNN
+ 1 6100 7300
+ 0 1 1 0
+$EndComp
+$Comp
+L GND #PWR07
+U 1 1 682891FB
+P 5550 4950
+F 0 "#PWR07" H 5550 4700 50 0001 C CNN
+F 1 "GND" H 5550 4800 50 0000 C CNN
+F 2 "" H 5550 4950 50 0001 C CNN
+F 3 "" H 5550 4950 50 0001 C CNN
+ 1 5550 4950
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR08
+U 1 1 682891FC
+P 5100 4950
+F 0 "#PWR08" H 5100 4700 50 0001 C CNN
+F 1 "GND" H 5100 4800 50 0000 C CNN
+F 2 "" H 5100 4950 50 0001 C CNN
+F 3 "" H 5100 4950 50 0001 C CNN
+ 1 5100 4950
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR09
+U 1 1 682891FD
+P 5650 6400
+F 0 "#PWR09" H 5650 6150 50 0001 C CNN
+F 1 "GND" H 5650 6250 50 0000 C CNN
+F 2 "" H 5650 6400 50 0001 C CNN
+F 3 "" H 5650 6400 50 0001 C CNN
+ 1 5650 6400
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 5750 4100 5750 5400
+Wire Wire Line
+ 5550 4350 6050 4350
+Wire Wire Line
+ 6350 4350 7150 4350
+Wire Wire Line
+ 7150 4350 7150 7300
+Wire Wire Line
+ 6150 5100 6150 4900
+Wire Wire Line
+ 6150 4900 7350 4900
+Wire Wire Line
+ 6850 6050 6150 6050
+Wire Wire Line
+ 6150 6050 6150 6000
+Wire Wire Line
+ 5550 5650 5750 5650
+Wire Wire Line
+ 5550 4350 5550 4450
+Connection ~ 5750 4350
+Wire Wire Line
+ 5550 4750 5550 4950
+Wire Wire Line
+ 5750 4100 5050 4100
+Wire Wire Line
+ 5050 4100 5050 4450
+Wire Wire Line
+ 5050 4750 5050 4950
+Wire Wire Line
+ 5050 4950 5100 4950
+Wire Wire Line
+ 5650 5650 5650 5950
+Connection ~ 5650 5650
+Wire Wire Line
+ 5650 6250 5650 6400
+Wire Wire Line
+ 7150 7300 6250 7300
+Connection ~ 7150 5550
+NoConn ~ 6250 5150
+NoConn ~ 6350 5200
+NoConn ~ 6450 5850
+Wire Wire Line
+ 5050 2300 5050 2800
+Wire Wire Line
+ 10400 2250 10400 4000
+Wire Wire Line
+ 6850 5550 8450 5550
+$Comp
+L eSim_MOS_N M1
+U 1 1 6839F5B6
+P 2150 2600
+F 0 "M1" H 2150 2450 50 0000 R CNN
+F 1 "eSim_MOS_N" H 2250 2550 50 0000 R CNN
+F 2 "" H 2450 2300 29 0000 C CNN
+F 3 "" H 2250 2400 60 0000 C CNN
+ 1 2150 2600
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_MOS_N M2
+U 1 1 6839F643
+P 2850 2600
+F 0 "M2" H 2850 2450 50 0000 R CNN
+F 1 "eSim_MOS_N" H 2950 2550 50 0000 R CNN
+F 2 "" H 3150 2300 29 0000 C CNN
+F 3 "" H 2950 2400 60 0000 C CNN
+ 1 2850 2600
+ 0 1 1 0
+$EndComp
+$Comp
+L capacitor C9
+U 1 1 6839F6F7
+P 2300 3400
+F 0 "C9" H 2325 3500 50 0000 L CNN
+F 1 "0.05n" H 2325 3300 50 0000 L CNN
+F 2 "" H 2338 3250 30 0000 C CNN
+F 3 "" H 2300 3400 60 0000 C CNN
+ 1 2300 3400
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR010
+U 1 1 6839F6FD
+P 2300 3700
+F 0 "#PWR010" H 2300 3450 50 0001 C CNN
+F 1 "GND" H 2300 3550 50 0000 C CNN
+F 2 "" H 2300 3700 50 0001 C CNN
+F 3 "" H 2300 3700 50 0001 C CNN
+ 1 2300 3700
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 2300 2800 2300 3250
+Wire Wire Line
+ 2300 3550 2300 3700
+Wire Wire Line
+ 2150 2800 2450 2800
+Connection ~ 2300 2800
+Wire Wire Line
+ 950 2800 1750 2800
+Wire Wire Line
+ 1550 1950 1550 3050
+Wire Wire Line
+ 1550 2900 1800 2900
+Wire Wire Line
+ 2500 2900 2500 3050
+Wire Wire Line
+ 2500 3050 1550 3050
+Connection ~ 1550 2900
+Wire Wire Line
+ 1950 2500 1950 2100
+Wire Wire Line
+ 1950 2100 2650 2100
+Wire Wire Line
+ 2650 2100 2650 2500
+Wire Wire Line
+ 2350 2100 2350 1950
+Wire Wire Line
+ 2350 1950 1550 1950
+Connection ~ 1550 2800
+Connection ~ 2350 2100
+$Comp
+L eSim_MOS_N M7
+U 1 1 6839FA17
+P 5750 2600
+F 0 "M7" H 5750 2450 50 0000 R CNN
+F 1 "eSim_MOS_N" H 5850 2550 50 0000 R CNN
+F 2 "" H 6050 2300 29 0000 C CNN
+F 3 "" H 5850 2400 60 0000 C CNN
+ 1 5750 2600
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_MOS_N M8
+U 1 1 6839FA1D
+P 6450 2600
+F 0 "M8" H 6450 2450 50 0000 R CNN
+F 1 "eSim_MOS_N" H 6550 2550 50 0000 R CNN
+F 2 "" H 6750 2300 29 0000 C CNN
+F 3 "" H 6550 2400 60 0000 C CNN
+ 1 6450 2600
+ 0 1 1 0
+$EndComp
+$Comp
+L capacitor C12
+U 1 1 6839FA23
+P 5900 3400
+F 0 "C12" H 5925 3500 50 0000 L CNN
+F 1 "0.005n" H 5925 3300 50 0000 L CNN
+F 2 "" H 5938 3250 30 0000 C CNN
+F 3 "" H 5900 3400 60 0000 C CNN
+ 1 5900 3400
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR011
+U 1 1 6839FA29
+P 5900 3700
+F 0 "#PWR011" H 5900 3450 50 0001 C CNN
+F 1 "GND" H 5900 3550 50 0000 C CNN
+F 2 "" H 5900 3700 50 0001 C CNN
+F 3 "" H 5900 3700 50 0001 C CNN
+ 1 5900 3700
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 5900 2800 5900 3250
+Wire Wire Line
+ 5900 3550 5900 3700
+Wire Wire Line
+ 5750 2800 6050 2800
+Connection ~ 5900 2800
+Wire Wire Line
+ 5050 2800 5350 2800
+Wire Wire Line
+ 5150 1950 5150 3050
+Wire Wire Line
+ 5150 2900 5400 2900
+Wire Wire Line
+ 6100 2900 6100 3050
+Wire Wire Line
+ 6100 3050 5150 3050
+Connection ~ 5150 2900
+Wire Wire Line
+ 5550 2500 5550 2100
+Wire Wire Line
+ 5550 2100 6250 2100
+Wire Wire Line
+ 6250 2100 6250 2500
+Wire Wire Line
+ 5950 2100 5950 1950
+Wire Wire Line
+ 5950 1950 5150 1950
+Connection ~ 5150 2800
+Connection ~ 5950 2100
+$Comp
+L eSim_MOS_N M9
+U 1 1 6839FB0D
+P 7300 2600
+F 0 "M9" H 7300 2450 50 0000 R CNN
+F 1 "eSim_MOS_N" H 7400 2550 50 0000 R CNN
+F 2 "" H 7600 2300 29 0000 C CNN
+F 3 "" H 7400 2400 60 0000 C CNN
+ 1 7300 2600
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_MOS_N M10
+U 1 1 6839FB13
+P 8000 2600
+F 0 "M10" H 8000 2450 50 0000 R CNN
+F 1 "eSim_MOS_N" H 8100 2550 50 0000 R CNN
+F 2 "" H 8300 2300 29 0000 C CNN
+F 3 "" H 8100 2400 60 0000 C CNN
+ 1 8000 2600
+ 0 1 1 0
+$EndComp
+$Comp
+L capacitor C13
+U 1 1 6839FB19
+P 7450 3400
+F 0 "C13" H 7475 3500 50 0000 L CNN
+F 1 "0.005n" H 7475 3300 50 0000 L CNN
+F 2 "" H 7488 3250 30 0000 C CNN
+F 3 "" H 7450 3400 60 0000 C CNN
+ 1 7450 3400
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR012
+U 1 1 6839FB1F
+P 7450 3700
+F 0 "#PWR012" H 7450 3450 50 0001 C CNN
+F 1 "GND" H 7450 3550 50 0000 C CNN
+F 2 "" H 7450 3700 50 0001 C CNN
+F 3 "" H 7450 3700 50 0001 C CNN
+ 1 7450 3700
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 7450 2800 7450 3250
+Wire Wire Line
+ 7450 3550 7450 3700
+Wire Wire Line
+ 7300 2800 7600 2800
+Connection ~ 7450 2800
+Wire Wire Line
+ 6450 2800 6900 2800
+Wire Wire Line
+ 6700 1950 6700 3050
+Wire Wire Line
+ 6700 2900 6950 2900
+Wire Wire Line
+ 7650 2900 7650 3050
+Wire Wire Line
+ 7650 3050 6700 3050
+Connection ~ 6700 2900
+Wire Wire Line
+ 7100 2500 7100 2100
+Wire Wire Line
+ 7100 2100 7800 2100
+Wire Wire Line
+ 7800 2100 7800 2500
+Wire Wire Line
+ 7500 2100 7500 1950
+Wire Wire Line
+ 7500 1950 6700 1950
+Connection ~ 6700 2800
+Connection ~ 7500 2100
+$Comp
+L eSim_MOS_N M3
+U 1 1 6839FCB4
+P 2850 5850
+F 0 "M3" H 2850 5700 50 0000 R CNN
+F 1 "eSim_MOS_N" H 2950 5800 50 0000 R CNN
+F 2 "" H 3150 5550 29 0000 C CNN
+F 3 "" H 2950 5650 60 0000 C CNN
+ 1 2850 5850
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_MOS_N M4
+U 1 1 6839FCBA
+P 3550 5850
+F 0 "M4" H 3550 5700 50 0000 R CNN
+F 1 "eSim_MOS_N" H 3650 5800 50 0000 R CNN
+F 2 "" H 3850 5550 29 0000 C CNN
+F 3 "" H 3650 5650 60 0000 C CNN
+ 1 3550 5850
+ 0 1 1 0
+$EndComp
+$Comp
+L capacitor C10
+U 1 1 6839FCC0
+P 3000 6650
+F 0 "C10" H 3025 6750 50 0000 L CNN
+F 1 "0.05n" H 3025 6550 50 0000 L CNN
+F 2 "" H 3038 6500 30 0000 C CNN
+F 3 "" H 3000 6650 60 0000 C CNN
+ 1 3000 6650
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR013
+U 1 1 6839FCC6
+P 3000 6950
+F 0 "#PWR013" H 3000 6700 50 0001 C CNN
+F 1 "GND" H 3000 6800 50 0000 C CNN
+F 2 "" H 3000 6950 50 0001 C CNN
+F 3 "" H 3000 6950 50 0001 C CNN
+ 1 3000 6950
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 3000 6050 3000 6500
+Wire Wire Line
+ 3000 6800 3000 6950
+Wire Wire Line
+ 2850 6050 3150 6050
+Connection ~ 3000 6050
+Wire Wire Line
+ 2100 6050 2450 6050
+Wire Wire Line
+ 2250 5200 2250 6300
+Wire Wire Line
+ 2250 6150 2500 6150
+Wire Wire Line
+ 3200 6150 3200 6300
+Wire Wire Line
+ 3200 6300 2250 6300
+Connection ~ 2250 6150
+Wire Wire Line
+ 2650 5750 2650 5350
+Wire Wire Line
+ 2650 5350 3350 5350
+Wire Wire Line
+ 3350 5350 3350 5750
+Wire Wire Line
+ 3050 5350 3050 5200
+Wire Wire Line
+ 3050 5200 2250 5200
+Connection ~ 2250 6050
+Connection ~ 3050 5350
+$Comp
+L eSim_MOS_N M5
+U 1 1 6839FCDD
+P 4400 5850
+F 0 "M5" H 4400 5700 50 0000 R CNN
+F 1 "eSim_MOS_N" H 4500 5800 50 0000 R CNN
+F 2 "" H 4700 5550 29 0000 C CNN
+F 3 "" H 4500 5650 60 0000 C CNN
+ 1 4400 5850
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_MOS_N M6
+U 1 1 6839FCE3
+P 5100 5850
+F 0 "M6" H 5100 5700 50 0000 R CNN
+F 1 "eSim_MOS_N" H 5200 5800 50 0000 R CNN
+F 2 "" H 5400 5550 29 0000 C CNN
+F 3 "" H 5200 5650 60 0000 C CNN
+ 1 5100 5850
+ 0 1 1 0
+$EndComp
+$Comp
+L capacitor C11
+U 1 1 6839FCE9
+P 4550 6650
+F 0 "C11" H 4575 6750 50 0000 L CNN
+F 1 "0.05n" H 4575 6550 50 0000 L CNN
+F 2 "" H 4588 6500 30 0000 C CNN
+F 3 "" H 4550 6650 60 0000 C CNN
+ 1 4550 6650
+ 1 0 0 -1
+$EndComp
+$Comp
+L GND #PWR014
+U 1 1 6839FCEF
+P 4550 6950
+F 0 "#PWR014" H 4550 6700 50 0001 C CNN
+F 1 "GND" H 4550 6800 50 0000 C CNN
+F 2 "" H 4550 6950 50 0001 C CNN
+F 3 "" H 4550 6950 50 0001 C CNN
+ 1 4550 6950
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 4550 6050 4550 6500
+Wire Wire Line
+ 4550 6800 4550 6950
+Wire Wire Line
+ 4400 6050 4700 6050
+Connection ~ 4550 6050
+Wire Wire Line
+ 3550 6050 4000 6050
+Wire Wire Line
+ 3800 5200 3800 6300
+Wire Wire Line
+ 3800 6150 4050 6150
+Wire Wire Line
+ 4750 6150 4750 6300
+Wire Wire Line
+ 4750 6300 3800 6300
+Connection ~ 3800 6150
+Wire Wire Line
+ 4200 5750 4200 5350
+Wire Wire Line
+ 4200 5350 4900 5350
+Wire Wire Line
+ 4900 5350 4900 5750
+Wire Wire Line
+ 4600 5350 4600 5200
+Wire Wire Line
+ 4600 5200 3800 5200
+Connection ~ 3800 6050
+Connection ~ 4600 5350
+Wire Wire Line
+ 2850 2800 3150 2800
+Wire Wire Line
+ 3150 2800 3150 2400
+Wire Wire Line
+ 8000 2800 8450 2800
+Wire Wire Line
+ 8450 2800 8450 2350
+Wire Wire Line
+ 8900 3900 6550 3900
+Wire Wire Line
+ 6550 3900 6550 2800
+Connection ~ 6550 2800
+Wire Wire Line
+ 10400 4000 2100 4000
+Wire Wire Line
+ 2100 4000 2100 6050
+Wire Wire Line
+ 5100 6050 5550 6050
+Wire Wire Line
+ 5550 6050 5550 5650
+Wire Wire Line
+ 5950 7300 3650 7300
+Wire Wire Line
+ 3650 7300 3650 6050
+Connection ~ 3650 6050
+$Comp
+L PORT U1
+U 1 1 683A09D3
+P 700 2200
+F 0 "U1" H 750 2300 30 0000 C CNN
+F 1 "PORT" H 700 2200 30 0000 C CNN
+F 2 "" H 700 2200 60 0000 C CNN
+F 3 "" H 700 2200 60 0000 C CNN
+ 1 700 2200
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 2 1 683A0A70
+P 700 2600
+F 0 "U1" H 750 2700 30 0000 C CNN
+F 1 "PORT" H 700 2600 30 0000 C CNN
+F 2 "" H 700 2600 60 0000 C CNN
+F 3 "" H 700 2600 60 0000 C CNN
+ 2 700 2600
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 3 1 683A0AFF
+P 700 3600
+F 0 "U1" H 750 3700 30 0000 C CNN
+F 1 "PORT" H 700 3600 30 0000 C CNN
+F 2 "" H 700 3600 60 0000 C CNN
+F 3 "" H 700 3600 60 0000 C CNN
+ 3 700 3600
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 4 1 683A0BA4
+P 700 3950
+F 0 "U1" H 750 4050 30 0000 C CNN
+F 1 "PORT" H 700 3950 30 0000 C CNN
+F 2 "" H 700 3950 60 0000 C CNN
+F 3 "" H 700 3950 60 0000 C CNN
+ 4 700 3950
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 5 1 683A0C53
+P 8700 5550
+F 0 "U1" H 8750 5650 30 0000 C CNN
+F 1 "PORT" H 8700 5550 30 0000 C CNN
+F 2 "" H 8700 5550 60 0000 C CNN
+F 3 "" H 8700 5550 60 0000 C CNN
+ 5 8700 5550
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 6 1 683A0D57
+P 8700 6000
+F 0 "U1" H 8750 6100 30 0000 C CNN
+F 1 "PORT" H 8700 6000 30 0000 C CNN
+F 2 "" H 8700 6000 60 0000 C CNN
+F 3 "" H 8700 6000 60 0000 C CNN
+ 6 8700 6000
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 7 1 683A0DC6
+P 8700 6350
+F 0 "U1" H 8750 6450 30 0000 C CNN
+F 1 "PORT" H 8700 6350 30 0000 C CNN
+F 2 "" H 8700 6350 60 0000 C CNN
+F 3 "" H 8700 6350 60 0000 C CNN
+ 7 8700 6350
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 8 1 683A0E5B
+P 8700 6700
+F 0 "U1" H 8750 6800 30 0000 C CNN
+F 1 "PORT" H 8700 6700 30 0000 C CNN
+F 2 "" H 8700 6700 60 0000 C CNN
+F 3 "" H 8700 6700 60 0000 C CNN
+ 8 8700 6700
+ -1 0 0 1
+$EndComp
+Wire Wire Line
+ 950 2600 950 2800
+Wire Wire Line
+ 950 3600 10250 3600
+Wire Wire Line
+ 4950 1650 4950 3750
+Wire Wire Line
+ 10250 3600 10250 1600
+Connection ~ 4950 3600
+Wire Wire Line
+ 7350 4900 7350 3750
+Wire Wire Line
+ 7350 3750 4950 3750
+Wire Wire Line
+ 4450 2800 4450 4250
+Wire Wire Line
+ 950 3950 9750 3950
+Wire Wire Line
+ 9750 3950 9750 2750
+Connection ~ 4450 3950
+Wire Wire Line
+ 6850 6050 6850 4250
+Wire Wire Line
+ 6850 4250 4450 4250
+Wire Wire Line
+ 8450 6350 5650 6350
+Connection ~ 5650 6350
+Wire Wire Line
+ 8450 6700 5400 6700
+Wire Wire Line
+ 5400 6700 5400 4800
+Wire Wire Line
+ 5400 4800 5050 4800
+Connection ~ 5050 4800
+$EndSCHEMATC
diff --git a/library/SubcircuitLibrary/MAX7424/MAX7424.sub b/library/SubcircuitLibrary/MAX7424/MAX7424.sub
new file mode 100644
index 00000000..a4635f37
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/MAX7424.sub
@@ -0,0 +1,40 @@
+* Subcircuit MAX7424
+.subckt MAX7424 ? net-_m1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_c8-pad1_ ? gnd gnd
+* e:\esim\fossee\esim\library\subcircuitlibrary\max7424\max7424.cir
+.include lm_741.sub
+.include NMOS-180nm.lib
+x1 ? net-_c1-pad1_ net-_c2-pad1_ net-_u1-pad4_ ? net-_m7-pad2_ net-_u1-pad3_ ? lm_741
+r3 net-_c1-pad1_ net-_m7-pad2_ 10k
+r2 net-_c1-pad1_ gnd 10k
+c1 net-_c1-pad1_ gnd 0.001u
+c2 net-_c2-pad1_ gnd 0.05n
+x2 ? net-_c3-pad1_ net-_c4-pad1_ net-_u1-pad4_ ? net-_c5-pad1_ net-_u1-pad3_ ? lm_741
+r7 net-_c3-pad1_ net-_c5-pad1_ 13.82k
+r6 net-_c3-pad1_ gnd 10k
+c3 net-_c3-pad1_ gnd 0.008u
+c4 net-_c4-pad1_ gnd 0.05n
+c5 net-_c5-pad1_ net-_c5-pad2_ 0.05n
+x3 ? net-_c6-pad1_ net-_c7-pad1_ net-_u1-pad4_ ? net-_c8-pad1_ net-_u1-pad3_ ? lm_741
+r11 net-_c6-pad1_ net-_c8-pad1_ 3.82k
+r10 net-_c6-pad1_ gnd 10k
+c6 net-_c6-pad1_ gnd 0.01u
+c7 net-_c7-pad1_ gnd 0.05n
+c8 net-_c8-pad1_ net-_c8-pad2_ 0.05n
+m1 net-_c9-pad1_ net-_m1-pad2_ net-_m1-pad2_ net-_m1-pad2_ CMOSN W=100u L=100u M=1
+m2 net-_c2-pad1_ net-_m1-pad2_ net-_c9-pad1_ net-_m1-pad2_ CMOSN W=100u L=100u M=1
+c9 net-_c9-pad1_ gnd 0.05n
+m7 net-_c12-pad1_ net-_m7-pad2_ net-_m7-pad2_ net-_m7-pad2_ CMOSN W=100u L=100u M=1
+m8 net-_c5-pad2_ net-_m7-pad2_ net-_c12-pad1_ net-_m7-pad2_ CMOSN W=100u L=100u M=1
+c12 net-_c12-pad1_ gnd 0.005n
+m9 net-_c13-pad1_ net-_c5-pad2_ net-_c5-pad2_ net-_c5-pad2_ CMOSN W=100u L=100u M=1
+m10 net-_c4-pad1_ net-_c5-pad2_ net-_c13-pad1_ net-_c5-pad2_ CMOSN W=100u L=100u M=1
+c13 net-_c13-pad1_ gnd 0.005n
+m3 net-_c10-pad1_ net-_c5-pad1_ net-_c5-pad1_ net-_c5-pad1_ CMOSN W=100u L=100u M=1
+m4 net-_c8-pad2_ net-_c5-pad1_ net-_c10-pad1_ net-_c5-pad1_ CMOSN W=100u L=100u M=1
+c10 net-_c10-pad1_ gnd 0.05n
+m5 net-_c11-pad1_ net-_c8-pad2_ net-_c8-pad2_ net-_c8-pad2_ CMOSN W=100u L=100u M=1
+m6 net-_c7-pad1_ net-_c8-pad2_ net-_c11-pad1_ net-_c8-pad2_ CMOSN W=100u L=100u M=1
+c11 net-_c11-pad1_ gnd 0.05n
+* Control Statements
+
+.ends MAX7424 \ No newline at end of file
diff --git a/library/SubcircuitLibrary/MAX7424/MAX7424_Previous_Values.xml b/library/SubcircuitLibrary/MAX7424/MAX7424_Previous_Values.xml
new file mode 100644
index 00000000..4b287586
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/MAX7424_Previous_Values.xml
@@ -0,0 +1 @@
+<KicadtoNgspice><source /><model /><devicemodel><m1><field>E:\ESIM\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.lib</field><field /><field /><field /></m1><m2><field>E:\ESIM\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.lib</field><field /><field /><field /></m2><m7><field>E:\ESIM\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.lib</field><field /><field /><field /></m7><m8><field>E:\ESIM\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.lib</field><field /><field /><field /></m8><m9><field>E:\ESIM\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.lib</field><field /><field /><field /></m9><m10><field>E:\ESIM\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.lib</field><field /><field /><field /></m10><m3><field>E:\ESIM\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.lib</field><field /><field /><field /></m3><m4><field>E:\ESIM\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.lib</field><field /><field /><field /></m4><m5><field>E:\ESIM\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.lib</field><field /><field /><field /></m5><m6><field>E:\ESIM\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-180nm.lib</field><field /><field /><field /></m6></devicemodel><subcircuit><x1><field>E:\ESIM\FOSSEE\eSim\library\SubcircuitLibrary\lm_741</field></x1><x2><field>E:\ESIM\FOSSEE\eSim\library\SubcircuitLibrary\lm_741</field></x2><x3><field>E:\ESIM\FOSSEE\eSim\library\SubcircuitLibrary\lm_741</field></x3></subcircuit><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">Sec</field4><field5 name="Step Combo">Sec</field5><field6 name="Stop Combo">Sec</field6></tran></analysis></KicadtoNgspice> \ No newline at end of file
diff --git a/library/SubcircuitLibrary/MAX7424/NMOS-180nm.lib b/library/SubcircuitLibrary/MAX7424/NMOS-180nm.lib
new file mode 100644
index 00000000..51e9b119
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/NMOS-180nm.lib
@@ -0,0 +1,13 @@
+.model CMOSN NMOS (LEVEL=8 VERSION=3.2 TNOM=27 TOX=4.1E-9 XJ=1E-7 NCH=2.3549E17 VTH0=0.3823463 K1=0.5810697
++ K2=4.774618E-3 K3=0.0431669 K3B=1.1498346 W0=1E-7 NLX=1.910552E-7 DVT0W=0 DVT1W=0 DVT2W=0
++ DVT0=1.2894824 DVT1=0.3622063 DVT2=0.0713729 U0=280.633249 UA=-1.208537E-9 UB=2.158625E-18
++ UC=5.342807E-11 VSAT=9.366802E4 A0=1.7593146 AGS=0.3939741 B0=-6.413949E-9 B1=-1E-7 KETA=-5.180424E-4
++ A1=0 A2=1 RDSW=105.5517558 PRWG=0.5 PRWB=-0.1998871 WR=1 WINT=7.904732E-10 LINT=1.571424E-8 XL=0
++ XW=-1E-8 DWG=1.297221E-9 DWB=1.479041E-9 VOFF=-0.0955434 NFACTOR=2.4358891 CIT=0 CDSC=2.4E-4 CDSCD=0
++ CDSCB=0 ETA0=3.104851E-3 ETAB=-2.512384E-5 DSUB=0.0167075 PCLM=0.8073191 PDIBLC1=0.1666161 PDIBLC2=3.112892E-3
++ PDIBLCB=-0.1 DROUT=0.7875618 PSCBE1=8E10 PSCBE2=9.213635E-10 PVAG=3.85243E-3 DELTA=0.01 RSH=6.7 MOBMOD=1
++ PRT=0 UTE=-1.5 KT1=-0.11 KT1L=0 KT2=0.022 UA1=4.31E-9 UB1=-7.61E-18 UC1=-5.6E-11 AT=3.3E4 WL=0 WLN=1
++ WW=0 WWN=1 WWL=0 LL=0 LLN=1 LW=0 LWN=1 LWL=0 CAPMOD=2 XPART=0.5 CGDO=7.08E-10 CGSO=7.08E-10 CGBO=1E-12
++ CJ=9.68858E-4 PB=0.8 MJ=0.3864502 CJSW=2.512138E-10 PBSW=0.809286 MJSW=0.1060414 CJSWG=3.3E-10 PBSWG=0.809286
++ MJSWG=0.1060414 CF=0 PVTH0=-1.192722E-3 PRDSW=-5 PK2=6.450505E-5 WKETA=-4.27294E-4 LKETA=-0.0104078
++ PU0=6.3268729 PUA=2.226552E-11 PUB=0 PVSAT=969.1480157 PETA0=1E-4 PKETA=-1.049509E-3)
diff --git a/library/SubcircuitLibrary/MAX7424/NPN.lib b/library/SubcircuitLibrary/MAX7424/NPN.lib
new file mode 100644
index 00000000..6509fe7a
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/NPN.lib
@@ -0,0 +1,4 @@
+.model Q2N2222 NPN( Is=14.34f Xti=3 Eg=1.11 Vaf=74.03 Bf=400 Ne=1.307
++ Ise=14.34f Ikf=.2847 Xtb=1.5 Br=6.092 Nc=2 Isc=0 Ikr=0 Rc=1 Cjc=7.306p
++ Mjc=.3416 Vjc=.75 Fc=.5 Cje=22.01p Mje=.377 Vje=.75 Tr=46.91n Tf=411.1p
++ Itf=.6 Vtf=1.7 Xtf=3 Rb=10)
diff --git a/library/SubcircuitLibrary/MAX7424/PNP.lib b/library/SubcircuitLibrary/MAX7424/PNP.lib
new file mode 100644
index 00000000..7edda0ea
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/PNP.lib
@@ -0,0 +1,4 @@
+.model Q2N2907A PNP(Is=650.6E-18 Xti=3 Eg=1.11 Vaf=115.7 Bf=231.7 Ne=1.829
++ Ise=54.81f Ikf=1.079 Xtb=1.5 Br=3.563 Nc=2 Isc=0 Ikr=0 Rc=.715
++ Cjc=14.76p Mjc=.5383 Vjc=.75 Fc=.5 Cje=19.82p Mje=.3357 Vje=.75
++ Tr=111.3n Tf=603.7p Itf=.65 Vtf=5 Xtf=1.7 Rb=10)
diff --git a/library/SubcircuitLibrary/MAX7424/analysis b/library/SubcircuitLibrary/MAX7424/analysis
new file mode 100644
index 00000000..52ccc5ec
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/analysis
@@ -0,0 +1 @@
+.ac lin 0 0Hz 0Hz \ No newline at end of file
diff --git a/library/SubcircuitLibrary/MAX7424/lm_741-cache.lib b/library/SubcircuitLibrary/MAX7424/lm_741-cache.lib
new file mode 100644
index 00000000..04e3fecd
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/lm_741-cache.lib
@@ -0,0 +1,119 @@
+EESchema-LIBRARY Version 2.3
+#encoding utf-8
+#
+# PORT
+#
+DEF PORT U 0 40 Y Y 26 F N
+F0 "U" 50 100 30 H V C CNN
+F1 "PORT" 0 0 30 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
+A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
+S -100 50 100 -50 0 1 0 N
+X ~ 1 250 0 100 L 30 30 1 1 B
+X ~ 2 250 0 100 L 30 30 2 1 B
+X ~ 3 250 0 100 L 30 30 3 1 B
+X ~ 4 250 0 100 L 30 30 4 1 B
+X ~ 5 250 0 100 L 30 30 5 1 B
+X ~ 6 250 0 100 L 30 30 6 1 B
+X ~ 7 250 0 100 L 30 30 7 1 B
+X ~ 8 250 0 100 L 30 30 8 1 B
+X ~ 9 250 0 100 L 30 30 9 1 B
+X ~ 10 250 0 100 L 30 30 10 1 B
+X ~ 11 250 0 100 L 30 30 11 1 B
+X ~ 12 250 0 100 L 30 30 12 1 B
+X ~ 13 250 0 100 L 30 30 13 1 B
+X ~ 14 250 0 100 L 30 30 14 1 B
+X ~ 15 250 0 100 L 30 30 15 1 B
+X ~ 16 250 0 100 L 30 30 16 1 B
+X ~ 17 250 0 100 L 30 30 17 1 B
+X ~ 18 250 0 100 L 30 30 18 1 B
+X ~ 19 250 0 100 L 30 30 19 1 B
+X ~ 20 250 0 100 L 30 30 20 1 B
+X ~ 21 250 0 100 L 30 30 21 1 B
+X ~ 22 250 0 100 L 30 30 22 1 B
+X ~ 23 250 0 100 L 30 30 23 1 B
+X ~ 24 250 0 100 L 30 30 24 1 B
+X ~ 25 250 0 100 L 30 30 25 1 B
+X ~ 26 250 0 100 L 30 30 26 1 B
+ENDDRAW
+ENDDEF
+#
+# eSim_C
+#
+DEF eSim_C C 0 10 N Y 1 F N
+F0 "C" 25 100 50 H V L CNN
+F1 "eSim_C" 25 -100 50 H V L CNN
+F2 "" 38 -150 30 H V C CNN
+F3 "" 0 0 60 H V C CNN
+$FPLIST
+ C_*
+$ENDFPLIST
+DRAW
+P 2 0 1 20 -80 -30 80 -30 N
+P 2 0 1 20 -80 30 80 30 N
+X ~ 1 0 150 110 D 40 40 1 1 P
+X ~ 2 0 -150 110 U 40 40 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_NPN
+#
+DEF eSim_NPN Q 0 0 Y N 1 F N
+F0 "Q" -100 50 50 H V R CNN
+F1 "eSim_NPN" -50 150 50 H V R CNN
+F2 "" 200 100 29 H V C CNN
+F3 "" 0 0 60 H V C CNN
+ALIAS BC547 Q2N2222
+DRAW
+C 50 0 111 0 1 10 N
+P 2 0 1 0 25 25 100 100 N
+P 3 0 1 0 25 -25 100 -100 100 -100 N
+P 3 0 1 20 25 75 25 -75 25 -75 N
+P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
+X C 1 100 200 100 D 50 50 1 1 C
+X B 2 -200 0 225 R 50 50 1 1 I
+X E 3 100 -200 100 U 50 50 1 1 E
+ENDDRAW
+ENDDEF
+#
+# eSim_PNP
+#
+DEF eSim_PNP Q 0 0 Y N 1 F N
+F0 "Q" -100 50 50 H V R CNN
+F1 "eSim_PNP" -50 150 50 H V R CNN
+F2 "" 200 100 29 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+C 50 0 111 0 1 10 N
+P 2 0 1 0 25 25 100 100 N
+P 3 0 1 0 25 -25 100 -100 100 -100 N
+P 3 0 1 20 25 75 25 -75 25 -75 N
+P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F
+X C 1 100 200 100 D 50 50 1 1 C
+X B 2 -200 0 225 R 50 50 1 1 I
+X E 3 100 -200 100 U 50 50 1 1 E
+ENDDRAW
+ENDDEF
+#
+# eSim_R
+#
+DEF eSim_R R 0 0 N Y 1 F N
+F0 "R" 50 130 50 H V C CNN
+F1 "eSim_R" 50 50 50 H V C CNN
+F2 "" 50 -20 30 H V C CNN
+F3 "" 50 50 30 V V C CNN
+$FPLIST
+ R_*
+ Resistor_*
+$ENDFPLIST
+DRAW
+S 150 10 -50 90 0 1 10 N
+X ~ 1 -100 50 50 R 60 60 1 1 P
+X ~ 2 200 50 50 L 60 60 1 1 P
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/library/SubcircuitLibrary/MAX7424/lm_741.cir b/library/SubcircuitLibrary/MAX7424/lm_741.cir
new file mode 100644
index 00000000..4a5917ea
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/lm_741.cir
@@ -0,0 +1,43 @@
+* C:\Users\malli\eSim\src\SubcircuitLibrary\lm_741\lm_741.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 05/25/19 19:37:28
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+Q1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ Net-_Q1-Pad3_ eSim_NPN
+Q2 Net-_Q1-Pad1_ Net-_Q2-Pad2_ Net-_Q2-Pad3_ eSim_NPN
+Q6 Net-_Q3-Pad2_ Net-_Q13-Pad1_ Net-_Q1-Pad3_ eSim_PNP
+Q5 Net-_C1-Pad2_ Net-_Q13-Pad1_ Net-_Q2-Pad3_ eSim_PNP
+Q3 Net-_Q10-Pad3_ Net-_Q3-Pad2_ Net-_Q3-Pad3_ eSim_NPN
+Q4 Net-_Q1-Pad1_ Net-_Q1-Pad1_ Net-_Q10-Pad3_ eSim_PNP
+Q9 Net-_Q13-Pad1_ Net-_Q1-Pad1_ Net-_Q10-Pad3_ eSim_PNP
+Q8 Net-_C1-Pad2_ Net-_Q3-Pad3_ Net-_Q8-Pad3_ eSim_NPN
+Q7 Net-_Q3-Pad2_ Net-_Q3-Pad3_ Net-_Q7-Pad3_ eSim_NPN
+R1 Net-_Q7-Pad3_ Net-_Q12-Pad3_ 1k
+R2 Net-_Q3-Pad3_ Net-_Q12-Pad3_ 50k
+R3 Net-_Q8-Pad3_ Net-_Q12-Pad3_ 1k
+Q12 Net-_Q12-Pad1_ Net-_Q12-Pad1_ Net-_Q12-Pad3_ eSim_NPN
+Q13 Net-_Q13-Pad1_ Net-_Q12-Pad1_ Net-_Q13-Pad3_ eSim_NPN
+R4 Net-_Q13-Pad3_ Net-_Q12-Pad3_ 5k
+R11 Net-_Q10-Pad1_ Net-_Q12-Pad1_ 39k
+Q10 Net-_Q10-Pad1_ Net-_Q10-Pad1_ Net-_Q10-Pad3_ eSim_PNP
+Q11 Net-_C1-Pad1_ Net-_Q10-Pad1_ Net-_Q10-Pad3_ eSim_PNP
+Q14 Net-_C1-Pad1_ Net-_Q14-Pad2_ Net-_Q14-Pad3_ eSim_NPN
+R8 Net-_C1-Pad1_ Net-_Q14-Pad2_ 4.5k
+R7 Net-_Q14-Pad3_ Net-_Q14-Pad2_ 7.5k
+C1 Net-_C1-Pad1_ Net-_C1-Pad2_ 30p
+Q16 Net-_Q14-Pad3_ Net-_C1-Pad2_ Net-_Q15-Pad2_ eSim_NPN
+Q15 Net-_Q14-Pad3_ Net-_Q15-Pad2_ Net-_Q15-Pad3_ eSim_NPN
+R5 Net-_Q15-Pad2_ Net-_Q12-Pad3_ 50k
+R6 Net-_Q15-Pad3_ Net-_Q12-Pad3_ 50
+Q17 Net-_C1-Pad2_ Net-_Q15-Pad3_ Net-_Q12-Pad3_ eSim_NPN
+Q18 Net-_Q10-Pad3_ Net-_C1-Pad1_ Net-_Q18-Pad3_ eSim_NPN
+Q20 Net-_C1-Pad1_ Net-_Q18-Pad3_ Net-_Q20-Pad3_ eSim_NPN
+R9 Net-_Q18-Pad3_ Net-_Q20-Pad3_ 25
+R10 Net-_Q20-Pad3_ Net-_Q19-Pad3_ 50
+Q19 Net-_Q12-Pad3_ Net-_Q14-Pad3_ Net-_Q19-Pad3_ eSim_PNP
+U1 Net-_Q7-Pad3_ Net-_Q2-Pad2_ Net-_Q1-Pad2_ Net-_Q12-Pad3_ Net-_Q8-Pad3_ Net-_Q20-Pad3_ Net-_Q10-Pad3_ ? PORT
+
+.end
diff --git a/library/SubcircuitLibrary/MAX7424/lm_741.cir.out b/library/SubcircuitLibrary/MAX7424/lm_741.cir.out
new file mode 100644
index 00000000..a00bd86a
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/lm_741.cir.out
@@ -0,0 +1,46 @@
+* c:\users\malli\esim\src\subcircuitlibrary\lm_741\lm_741.cir
+
+.include npn_1.lib
+.include pnp_1.lib
+q1 net-_q1-pad1_ net-_q1-pad2_ net-_q1-pad3_ npn_1
+q2 net-_q1-pad1_ net-_q2-pad2_ net-_q2-pad3_ npn_1
+q6 net-_q3-pad2_ net-_q13-pad1_ net-_q1-pad3_ pnp_1
+q5 net-_c1-pad2_ net-_q13-pad1_ net-_q2-pad3_ pnp_1
+q3 net-_q10-pad3_ net-_q3-pad2_ net-_q3-pad3_ npn_1
+q4 net-_q1-pad1_ net-_q1-pad1_ net-_q10-pad3_ pnp_1
+q9 net-_q13-pad1_ net-_q1-pad1_ net-_q10-pad3_ pnp_1
+q8 net-_c1-pad2_ net-_q3-pad3_ net-_q8-pad3_ npn_1
+q7 net-_q3-pad2_ net-_q3-pad3_ net-_q7-pad3_ npn_1
+r1 net-_q7-pad3_ net-_q12-pad3_ 1k
+r2 net-_q3-pad3_ net-_q12-pad3_ 50k
+r3 net-_q8-pad3_ net-_q12-pad3_ 1k
+q12 net-_q12-pad1_ net-_q12-pad1_ net-_q12-pad3_ npn_1
+q13 net-_q13-pad1_ net-_q12-pad1_ net-_q13-pad3_ npn_1
+r4 net-_q13-pad3_ net-_q12-pad3_ 5k
+r11 net-_q10-pad1_ net-_q12-pad1_ 39k
+q10 net-_q10-pad1_ net-_q10-pad1_ net-_q10-pad3_ pnp_1
+q11 net-_c1-pad1_ net-_q10-pad1_ net-_q10-pad3_ pnp_1
+q14 net-_c1-pad1_ net-_q14-pad2_ net-_q14-pad3_ npn_1
+r8 net-_c1-pad1_ net-_q14-pad2_ 4.5k
+r7 net-_q14-pad3_ net-_q14-pad2_ 7.5k
+c1 net-_c1-pad1_ net-_c1-pad2_ 30p
+q16 net-_q14-pad3_ net-_c1-pad2_ net-_q15-pad2_ npn_1
+q15 net-_q14-pad3_ net-_q15-pad2_ net-_q15-pad3_ npn_1
+r5 net-_q15-pad2_ net-_q12-pad3_ 50k
+r6 net-_q15-pad3_ net-_q12-pad3_ 50
+q17 net-_c1-pad2_ net-_q15-pad3_ net-_q12-pad3_ npn_1
+q18 net-_q10-pad3_ net-_c1-pad1_ net-_q18-pad3_ npn_1
+q20 net-_c1-pad1_ net-_q18-pad3_ net-_q20-pad3_ npn_1
+r9 net-_q18-pad3_ net-_q20-pad3_ 25
+r10 net-_q20-pad3_ net-_q19-pad3_ 50
+q19 net-_q12-pad3_ net-_q14-pad3_ net-_q19-pad3_ pnp_1
+* u1 net-_q7-pad3_ net-_q2-pad2_ net-_q1-pad2_ net-_q12-pad3_ net-_q8-pad3_ net-_q20-pad3_ net-_q10-pad3_ ? port
+.tran 0e-00 0e-00 0e-00
+
+* Control Statements
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+.endc
+.end
diff --git a/library/SubcircuitLibrary/MAX7424/lm_741.pro b/library/SubcircuitLibrary/MAX7424/lm_741.pro
new file mode 100644
index 00000000..b56de1b0
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/lm_741.pro
@@ -0,0 +1,44 @@
+update=Fri Jun 7 21:53:51 2019
+version=1
+last_client=eeschema
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=
+[eeschema/libraries]
+LibName1=power
+LibName2=eSim_Analog
+LibName3=eSim_Devices
+LibName4=eSim_Digital
+LibName5=eSim_Hybrid
+LibName6=eSim_Miscellaneous
+LibName7=eSim_Plot
+LibName8=eSim_Power
+LibName9=eSim_User
+LibName10=eSim_Sources
+LibName11=eSim_Subckt
diff --git a/library/SubcircuitLibrary/MAX7424/lm_741.sch b/library/SubcircuitLibrary/MAX7424/lm_741.sch
new file mode 100644
index 00000000..b017fd2b
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/lm_741.sch
@@ -0,0 +1,697 @@
+EESchema Schematic File Version 2
+LIBS:power
+LIBS:eSim_Analog
+LIBS:eSim_Devices
+LIBS:eSim_Digital
+LIBS:eSim_Hybrid
+LIBS:eSim_Miscellaneous
+LIBS:eSim_Plot
+LIBS:eSim_Power
+LIBS:eSim_PSpice
+LIBS:eSim_Sources
+LIBS:eSim_Subckt
+LIBS:eSim_User
+LIBS:lm_741-cache
+EELAYER 25 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L eSim_NPN Q1
+U 1 1 5CE90A7B
+P 2650 2700
+F 0 "Q1" H 2550 2750 50 0000 R CNN
+F 1 "eSim_NPN" H 2600 2850 50 0000 R CNN
+F 2 "" H 2850 2800 29 0000 C CNN
+F 3 "" H 2650 2700 60 0000 C CNN
+ 1 2650 2700
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q2
+U 1 1 5CE90A7C
+P 4300 2700
+F 0 "Q2" H 4200 2750 50 0000 R CNN
+F 1 "eSim_NPN" H 4250 2850 50 0000 R CNN
+F 2 "" H 4500 2800 29 0000 C CNN
+F 3 "" H 4300 2700 60 0000 C CNN
+ 1 4300 2700
+ -1 0 0 -1
+$EndComp
+$Comp
+L eSim_PNP Q6
+U 1 1 5CE90A7D
+P 3000 3200
+F 0 "Q6" H 2900 3250 50 0000 R CNN
+F 1 "eSim_PNP" H 2950 3350 50 0000 R CNN
+F 2 "" H 3200 3300 29 0000 C CNN
+F 3 "" H 3000 3200 60 0000 C CNN
+ 1 3000 3200
+ -1 0 0 1
+$EndComp
+$Comp
+L eSim_PNP Q5
+U 1 1 5CE90A7E
+P 3950 3200
+F 0 "Q5" H 3850 3250 50 0000 R CNN
+F 1 "eSim_PNP" H 3900 3350 50 0000 R CNN
+F 2 "" H 4150 3300 29 0000 C CNN
+F 3 "" H 3950 3200 60 0000 C CNN
+ 1 3950 3200
+ 1 0 0 1
+$EndComp
+$Comp
+L eSim_NPN Q3
+U 1 1 5CE90A7F
+P 3300 4000
+F 0 "Q3" H 3200 4050 50 0000 R CNN
+F 1 "eSim_NPN" H 3250 4150 50 0000 R CNN
+F 2 "" H 3500 4100 29 0000 C CNN
+F 3 "" H 3300 4000 60 0000 C CNN
+ 1 3300 4000
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_PNP Q4
+U 1 1 5CE90A80
+P 3850 2000
+F 0 "Q4" H 3750 2050 50 0000 R CNN
+F 1 "eSim_PNP" H 3800 2150 50 0000 R CNN
+F 2 "" H 4050 2100 29 0000 C CNN
+F 3 "" H 3850 2000 60 0000 C CNN
+ 1 3850 2000
+ -1 0 0 1
+$EndComp
+$Comp
+L eSim_PNP Q9
+U 1 1 5CE90A81
+P 5200 2000
+F 0 "Q9" H 5100 2050 50 0000 R CNN
+F 1 "eSim_PNP" H 5150 2150 50 0000 R CNN
+F 2 "" H 5400 2100 29 0000 C CNN
+F 3 "" H 5200 2000 60 0000 C CNN
+ 1 5200 2000
+ 1 0 0 1
+$EndComp
+$Comp
+L eSim_NPN Q8
+U 1 1 5CE90A82
+P 3950 4600
+F 0 "Q8" H 3850 4650 50 0000 R CNN
+F 1 "eSim_NPN" H 3900 4750 50 0000 R CNN
+F 2 "" H 4150 4700 29 0000 C CNN
+F 3 "" H 3950 4600 60 0000 C CNN
+ 1 3950 4600
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q7
+U 1 1 5CE90A83
+P 3000 4600
+F 0 "Q7" H 2900 4650 50 0000 R CNN
+F 1 "eSim_NPN" H 2950 4750 50 0000 R CNN
+F 2 "" H 3200 4700 29 0000 C CNN
+F 3 "" H 3000 4600 60 0000 C CNN
+ 1 3000 4600
+ -1 0 0 -1
+$EndComp
+$Comp
+L eSim_R R1
+U 1 1 5CE90A84
+P 2850 5200
+F 0 "R1" H 2900 5330 50 0000 C CNN
+F 1 "1k" H 2900 5250 50 0000 C CNN
+F 2 "" H 2900 5180 30 0000 C CNN
+F 3 "" V 2900 5250 30 0000 C CNN
+ 1 2850 5200
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_R R2
+U 1 1 5CE90A85
+P 3550 5200
+F 0 "R2" H 3600 5330 50 0000 C CNN
+F 1 "50k" H 3600 5250 50 0000 C CNN
+F 2 "" H 3600 5180 30 0000 C CNN
+F 3 "" V 3600 5250 30 0000 C CNN
+ 1 3550 5200
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_R R3
+U 1 1 5CE90A86
+P 4000 5200
+F 0 "R3" H 4050 5330 50 0000 C CNN
+F 1 "1k" H 4050 5250 50 0000 C CNN
+F 2 "" H 4050 5180 30 0000 C CNN
+F 3 "" V 4050 5250 30 0000 C CNN
+ 1 4000 5200
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_NPN Q12
+U 1 1 5CE90A87
+P 6300 4700
+F 0 "Q12" H 6200 4750 50 0000 R CNN
+F 1 "eSim_NPN" H 6250 4850 50 0000 R CNN
+F 2 "" H 6500 4800 29 0000 C CNN
+F 3 "" H 6300 4700 60 0000 C CNN
+ 1 6300 4700
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q13
+U 1 1 5CE90A88
+P 5400 4700
+F 0 "Q13" H 5300 4750 50 0000 R CNN
+F 1 "eSim_NPN" H 5350 4850 50 0000 R CNN
+F 2 "" H 5600 4800 29 0000 C CNN
+F 3 "" H 5400 4700 60 0000 C CNN
+ 1 5400 4700
+ -1 0 0 -1
+$EndComp
+$Comp
+L eSim_R R4
+U 1 1 5CE90A89
+P 5250 5200
+F 0 "R4" H 5300 5330 50 0000 C CNN
+F 1 "5k" H 5300 5250 50 0000 C CNN
+F 2 "" H 5300 5180 30 0000 C CNN
+F 3 "" V 5300 5250 30 0000 C CNN
+ 1 5250 5200
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_R R11
+U 1 1 5CE90A8A
+P 6350 2750
+F 0 "R11" H 6400 2880 50 0000 C CNN
+F 1 "39k" H 6400 2800 50 0000 C CNN
+F 2 "" H 6400 2730 30 0000 C CNN
+F 3 "" V 6400 2800 30 0000 C CNN
+ 1 6350 2750
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_PNP Q10
+U 1 1 5CE90A8B
+P 6500 1950
+F 0 "Q10" H 6400 2000 50 0000 R CNN
+F 1 "eSim_PNP" H 6450 2100 50 0000 R CNN
+F 2 "" H 6700 2050 29 0000 C CNN
+F 3 "" H 6500 1950 60 0000 C CNN
+ 1 6500 1950
+ -1 0 0 1
+$EndComp
+$Comp
+L eSim_PNP Q11
+U 1 1 5CE90A8C
+P 7500 1950
+F 0 "Q11" H 7400 2000 50 0000 R CNN
+F 1 "eSim_PNP" H 7450 2100 50 0000 R CNN
+F 2 "" H 7700 2050 29 0000 C CNN
+F 3 "" H 7500 1950 60 0000 C CNN
+ 1 7500 1950
+ 1 0 0 1
+$EndComp
+$Comp
+L eSim_NPN Q14
+U 1 1 5CE90A8D
+P 7500 3050
+F 0 "Q14" H 7400 3100 50 0000 R CNN
+F 1 "eSim_NPN" H 7450 3200 50 0000 R CNN
+F 2 "" H 7700 3150 29 0000 C CNN
+F 3 "" H 7500 3050 60 0000 C CNN
+ 1 7500 3050
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_R R8
+U 1 1 5CE90A8E
+P 7300 2600
+F 0 "R8" H 7350 2730 50 0000 C CNN
+F 1 "4.5k" H 7350 2650 50 0000 C CNN
+F 2 "" H 7350 2580 30 0000 C CNN
+F 3 "" V 7350 2650 30 0000 C CNN
+ 1 7300 2600
+ -1 0 0 1
+$EndComp
+$Comp
+L eSim_R R7
+U 1 1 5CE90A8F
+P 7300 3400
+F 0 "R7" H 7350 3530 50 0000 C CNN
+F 1 "7.5k" H 7350 3450 50 0000 C CNN
+F 2 "" H 7350 3380 30 0000 C CNN
+F 3 "" V 7350 3450 30 0000 C CNN
+ 1 7300 3400
+ -1 0 0 1
+$EndComp
+$Comp
+L eSim_C C1
+U 1 1 5CE90A90
+P 6600 3200
+F 0 "C1" H 6625 3300 50 0000 L CNN
+F 1 "30p" H 6625 3100 50 0000 L CNN
+F 2 "" H 6638 3050 30 0000 C CNN
+F 3 "" H 6600 3200 60 0000 C CNN
+ 1 6600 3200
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q16
+U 1 1 5CE90A91
+P 7050 3950
+F 0 "Q16" H 6950 4000 50 0000 R CNN
+F 1 "eSim_NPN" H 7000 4100 50 0000 R CNN
+F 2 "" H 7250 4050 29 0000 C CNN
+F 3 "" H 7050 3950 60 0000 C CNN
+ 1 7050 3950
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q15
+U 1 1 5CE90A92
+P 7500 4300
+F 0 "Q15" H 7400 4350 50 0000 R CNN
+F 1 "eSim_NPN" H 7450 4450 50 0000 R CNN
+F 2 "" H 7700 4400 29 0000 C CNN
+F 3 "" H 7500 4300 60 0000 C CNN
+ 1 7500 4300
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_R R5
+U 1 1 5CE90A93
+P 7100 5050
+F 0 "R5" H 7150 5180 50 0000 C CNN
+F 1 "50k" H 7150 5100 50 0000 C CNN
+F 2 "" H 7150 5030 30 0000 C CNN
+F 3 "" V 7150 5100 30 0000 C CNN
+ 1 7100 5050
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_R R6
+U 1 1 5CE90A94
+P 7550 5050
+F 0 "R6" H 7600 5180 50 0000 C CNN
+F 1 "50" H 7600 5100 50 0000 C CNN
+F 2 "" H 7600 5030 30 0000 C CNN
+F 3 "" V 7600 5100 30 0000 C CNN
+ 1 7550 5050
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_NPN Q17
+U 1 1 5CE90A95
+P 6800 4700
+F 0 "Q17" H 6700 4750 50 0000 R CNN
+F 1 "eSim_NPN" H 6750 4850 50 0000 R CNN
+F 2 "" H 7000 4800 29 0000 C CNN
+F 3 "" H 6800 4700 60 0000 C CNN
+ 1 6800 4700
+ -1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q18
+U 1 1 5CE90A96
+P 8800 2300
+F 0 "Q18" H 8700 2350 50 0000 R CNN
+F 1 "eSim_NPN" H 8750 2450 50 0000 R CNN
+F 2 "" H 9000 2400 29 0000 C CNN
+F 3 "" H 8800 2300 60 0000 C CNN
+ 1 8800 2300
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q20
+U 1 1 5CE90A97
+P 8400 2750
+F 0 "Q20" H 8300 2800 50 0000 R CNN
+F 1 "eSim_NPN" H 8350 2900 50 0000 R CNN
+F 2 "" H 8600 2850 29 0000 C CNN
+F 3 "" H 8400 2750 60 0000 C CNN
+ 1 8400 2750
+ -1 0 0 -1
+$EndComp
+$Comp
+L eSim_R R9
+U 1 1 5CE90A98
+P 8850 3000
+F 0 "R9" H 8900 3130 50 0000 C CNN
+F 1 "25" H 8900 3050 50 0000 C CNN
+F 2 "" H 8900 2980 30 0000 C CNN
+F 3 "" V 8900 3050 30 0000 C CNN
+ 1 8850 3000
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_R R10
+U 1 1 5CE90A99
+P 8850 3750
+F 0 "R10" H 8900 3880 50 0000 C CNN
+F 1 "50" H 8900 3800 50 0000 C CNN
+F 2 "" H 8900 3730 30 0000 C CNN
+F 3 "" V 8900 3800 30 0000 C CNN
+ 1 8850 3750
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_PNP Q19
+U 1 1 5CE90A9A
+P 8800 4600
+F 0 "Q19" H 8700 4650 50 0000 R CNN
+F 1 "eSim_PNP" H 8750 4750 50 0000 R CNN
+F 2 "" H 9000 4700 29 0000 C CNN
+F 3 "" H 8800 4600 60 0000 C CNN
+ 1 8800 4600
+ 1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 3 1 5CE90A9B
+P 1900 1200
+F 0 "U1" H 1950 1300 30 0000 C CNN
+F 1 "PORT" H 1900 1200 30 0000 C CNN
+F 2 "" H 1900 1200 60 0000 C CNN
+F 3 "" H 1900 1200 60 0000 C CNN
+ 3 1900 1200
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 2 1 5CE90A9C
+P 4500 1050
+F 0 "U1" H 4550 1150 30 0000 C CNN
+F 1 "PORT" H 4500 1050 30 0000 C CNN
+F 2 "" H 4500 1050 60 0000 C CNN
+F 3 "" H 4500 1050 60 0000 C CNN
+ 2 4500 1050
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 7 1 5CE90A9D
+P 9750 1650
+F 0 "U1" H 9800 1750 30 0000 C CNN
+F 1 "PORT" H 9750 1650 30 0000 C CNN
+F 2 "" H 9750 1650 60 0000 C CNN
+F 3 "" H 9750 1650 60 0000 C CNN
+ 7 9750 1650
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 6 1 5CE90A9E
+P 9750 3500
+F 0 "U1" H 9800 3600 30 0000 C CNN
+F 1 "PORT" H 9750 3500 30 0000 C CNN
+F 2 "" H 9750 3500 60 0000 C CNN
+F 3 "" H 9750 3500 60 0000 C CNN
+ 6 9750 3500
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 4 1 5CE90A9F
+P 9700 5550
+F 0 "U1" H 9750 5650 30 0000 C CNN
+F 1 "PORT" H 9700 5550 30 0000 C CNN
+F 2 "" H 9700 5550 60 0000 C CNN
+F 3 "" H 9700 5550 60 0000 C CNN
+ 4 9700 5550
+ -1 0 0 1
+$EndComp
+Wire Wire Line
+ 3200 3200 3750 3200
+Wire Wire Line
+ 2750 2900 2750 2950
+Wire Wire Line
+ 2750 2950 2900 2950
+Wire Wire Line
+ 2900 2950 2900 3000
+Wire Wire Line
+ 4200 2900 4200 2950
+Wire Wire Line
+ 4200 2950 4050 2950
+Wire Wire Line
+ 4050 2950 4050 3000
+Wire Wire Line
+ 2900 3400 2900 4400
+Wire Wire Line
+ 2900 4000 3100 4000
+Wire Wire Line
+ 4200 2000 4200 2500
+Wire Wire Line
+ 4200 2350 2750 2350
+Wire Wire Line
+ 2750 2350 2750 2500
+Wire Wire Line
+ 5000 2000 4050 2000
+Connection ~ 4200 2350
+Connection ~ 4200 2000
+Wire Wire Line
+ 3750 2200 3750 2350
+Connection ~ 3750 2350
+Wire Wire Line
+ 3750 1800 3750 1650
+Wire Wire Line
+ 3400 1650 7600 1650
+Wire Wire Line
+ 3400 1650 3400 3800
+Wire Wire Line
+ 5300 1650 5300 1800
+Connection ~ 3750 1650
+Wire Wire Line
+ 5300 2200 5300 4500
+Wire Wire Line
+ 5300 3500 3650 3500
+Wire Wire Line
+ 3650 3500 3650 3200
+Connection ~ 3650 3200
+Connection ~ 2900 4000
+Wire Wire Line
+ 4050 4400 4050 3400
+Wire Wire Line
+ 3400 4200 3400 4600
+Wire Wire Line
+ 3200 4600 3750 4600
+Connection ~ 3400 4600
+Wire Wire Line
+ 4050 5100 4050 4800
+Wire Wire Line
+ 3600 5100 3600 4600
+Connection ~ 3600 4600
+Wire Wire Line
+ 2900 5100 2900 4800
+Wire Wire Line
+ 2900 5400 2900 5550
+Wire Wire Line
+ 2900 5550 9450 5550
+Wire Wire Line
+ 4050 5550 4050 5400
+Wire Wire Line
+ 3600 5400 3600 5550
+Connection ~ 3600 5550
+Wire Wire Line
+ 6100 4700 5600 4700
+Wire Wire Line
+ 6400 2950 6400 4500
+Wire Wire Line
+ 6400 4250 5900 4250
+Wire Wire Line
+ 5900 4250 5900 4700
+Connection ~ 5900 4700
+Wire Wire Line
+ 5300 5100 5300 4900
+Wire Wire Line
+ 5300 5550 5300 5400
+Connection ~ 4050 5550
+Wire Wire Line
+ 6400 5550 6400 4900
+Connection ~ 5300 5550
+Connection ~ 5300 3500
+Wire Wire Line
+ 6400 1650 6400 1750
+Connection ~ 5300 1650
+Wire Wire Line
+ 6400 2150 6400 2650
+Connection ~ 6400 4250
+Wire Wire Line
+ 6700 1950 7300 1950
+Wire Wire Line
+ 7000 1950 7000 2250
+Wire Wire Line
+ 7000 2250 6400 2250
+Connection ~ 6400 2250
+Wire Wire Line
+ 7600 1650 7600 1750
+Connection ~ 6400 1650
+Connection ~ 7000 1950
+Wire Wire Line
+ 7600 3250 7600 4100
+Wire Wire Line
+ 7600 3450 7400 3450
+Wire Wire Line
+ 6900 3450 7100 3450
+Wire Wire Line
+ 6900 2650 6900 3450
+Wire Wire Line
+ 6900 3050 7300 3050
+Wire Wire Line
+ 7600 2150 7600 2850
+Wire Wire Line
+ 7600 2650 7400 2650
+Wire Wire Line
+ 7100 2650 6900 2650
+Connection ~ 6900 3050
+Connection ~ 7600 2650
+Wire Wire Line
+ 7300 4300 7150 4300
+Wire Wire Line
+ 7150 4150 7150 4950
+Connection ~ 7600 3450
+Wire Wire Line
+ 7600 3700 7150 3700
+Wire Wire Line
+ 7150 3700 7150 3750
+Connection ~ 7600 3700
+Wire Wire Line
+ 6600 3050 6600 2450
+Wire Wire Line
+ 6600 2450 7600 2450
+Connection ~ 7600 2450
+Wire Wire Line
+ 6600 3350 6600 3950
+Wire Wire Line
+ 4050 3950 6850 3950
+Wire Wire Line
+ 6700 3950 6700 4500
+Connection ~ 6700 3950
+Wire Wire Line
+ 6700 4900 6700 5550
+Connection ~ 6400 5550
+Connection ~ 7150 4300
+Wire Wire Line
+ 7600 4950 7600 4500
+Wire Wire Line
+ 7000 4700 7600 4700
+Connection ~ 7600 4700
+Wire Wire Line
+ 7600 5550 7600 5250
+Connection ~ 6700 5550
+Wire Wire Line
+ 7150 5250 7150 5550
+Connection ~ 7150 5550
+Wire Wire Line
+ 7600 2300 8600 2300
+Wire Wire Line
+ 8300 2300 8300 2550
+Connection ~ 8300 2300
+Connection ~ 7600 2300
+Wire Wire Line
+ 8900 2100 8900 1650
+Wire Wire Line
+ 7550 1650 9500 1650
+Connection ~ 7550 1650
+Connection ~ 8900 1650
+Wire Wire Line
+ 8900 2500 8900 2900
+Wire Wire Line
+ 8900 2750 8600 2750
+Connection ~ 8900 2750
+Wire Wire Line
+ 8300 2950 8300 3350
+Wire Wire Line
+ 8300 3350 8900 3350
+Wire Wire Line
+ 8900 3200 8900 3650
+Wire Wire Line
+ 8900 4400 8900 3950
+Connection ~ 8900 3350
+Wire Wire Line
+ 8900 3500 9500 3500
+Connection ~ 8900 3500
+Wire Wire Line
+ 8900 5550 8900 4800
+Connection ~ 7600 5550
+Connection ~ 8900 5550
+Wire Wire Line
+ 8600 4600 8100 4600
+Wire Wire Line
+ 8100 4600 8100 3850
+Wire Wire Line
+ 8100 3850 7600 3850
+Connection ~ 7600 3850
+Connection ~ 4050 3950
+Connection ~ 6600 3950
+Wire Wire Line
+ 4500 2700 4750 2700
+Wire Wire Line
+ 4750 2700 4750 1050
+Wire Wire Line
+ 2450 2700 2150 2700
+Wire Wire Line
+ 2150 2700 2150 1200
+$Comp
+L PORT U1
+U 5 1 5CE90AA0
+P 1850 4850
+F 0 "U1" H 1900 4950 30 0000 C CNN
+F 1 "PORT" H 1850 4850 30 0000 C CNN
+F 2 "" H 1850 4850 60 0000 C CNN
+F 3 "" H 1850 4850 60 0000 C CNN
+ 5 1850 4850
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 1 1 5CE90AA1
+P 1850 5100
+F 0 "U1" H 1900 5200 30 0000 C CNN
+F 1 "PORT" H 1850 5100 30 0000 C CNN
+F 2 "" H 1850 5100 60 0000 C CNN
+F 3 "" H 1850 5100 60 0000 C CNN
+ 1 1850 5100
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 2100 5100 2700 5100
+Wire Wire Line
+ 2700 5100 2700 5050
+Wire Wire Line
+ 2700 5050 2900 5050
+Connection ~ 2900 5050
+Wire Wire Line
+ 2100 4850 2550 4850
+Wire Wire Line
+ 2550 4850 2550 4900
+Wire Wire Line
+ 2550 4900 4050 4900
+Connection ~ 4050 4900
+$Comp
+L PORT U1
+U 8 1 5CE9368F
+P 9600 6050
+F 0 "U1" H 9650 6150 30 0000 C CNN
+F 1 "PORT" H 9600 6050 30 0000 C CNN
+F 2 "" H 9600 6050 60 0000 C CNN
+F 3 "" H 9600 6050 60 0000 C CNN
+ 8 9600 6050
+ -1 0 0 1
+$EndComp
+Wire Wire Line
+ 9350 6050 9100 6050
+NoConn ~ 9100 6050
+$EndSCHEMATC
diff --git a/library/SubcircuitLibrary/MAX7424/lm_741.sub b/library/SubcircuitLibrary/MAX7424/lm_741.sub
new file mode 100644
index 00000000..fa8d27b1
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/lm_741.sub
@@ -0,0 +1,40 @@
+* Subcircuit lm_741
+.subckt lm_741 net-_q7-pad3_ net-_q2-pad2_ net-_q1-pad2_ net-_q12-pad3_ net-_q8-pad3_ net-_q20-pad3_ net-_q10-pad3_ ?
+* c:\users\malli\esim\src\subcircuitlibrary\lm_741\lm_741.cir
+.include npn_1.lib
+.include pnp_1.lib
+q1 net-_q1-pad1_ net-_q1-pad2_ net-_q1-pad3_ npn_1
+q2 net-_q1-pad1_ net-_q2-pad2_ net-_q2-pad3_ npn_1
+q6 net-_q3-pad2_ net-_q13-pad1_ net-_q1-pad3_ pnp_1
+q5 net-_c1-pad2_ net-_q13-pad1_ net-_q2-pad3_ pnp_1
+q3 net-_q10-pad3_ net-_q3-pad2_ net-_q3-pad3_ npn_1
+q4 net-_q1-pad1_ net-_q1-pad1_ net-_q10-pad3_ pnp_1
+q9 net-_q13-pad1_ net-_q1-pad1_ net-_q10-pad3_ pnp_1
+q8 net-_c1-pad2_ net-_q3-pad3_ net-_q8-pad3_ npn_1
+q7 net-_q3-pad2_ net-_q3-pad3_ net-_q7-pad3_ npn_1
+r1 net-_q7-pad3_ net-_q12-pad3_ 1k
+r2 net-_q3-pad3_ net-_q12-pad3_ 50k
+r3 net-_q8-pad3_ net-_q12-pad3_ 1k
+q12 net-_q12-pad1_ net-_q12-pad1_ net-_q12-pad3_ npn_1
+q13 net-_q13-pad1_ net-_q12-pad1_ net-_q13-pad3_ npn_1
+r4 net-_q13-pad3_ net-_q12-pad3_ 5k
+r11 net-_q10-pad1_ net-_q12-pad1_ 39k
+q10 net-_q10-pad1_ net-_q10-pad1_ net-_q10-pad3_ pnp_1
+q11 net-_c1-pad1_ net-_q10-pad1_ net-_q10-pad3_ pnp_1
+q14 net-_c1-pad1_ net-_q14-pad2_ net-_q14-pad3_ npn_1
+r8 net-_c1-pad1_ net-_q14-pad2_ 4.5k
+r7 net-_q14-pad3_ net-_q14-pad2_ 7.5k
+c1 net-_c1-pad1_ net-_c1-pad2_ 30p
+q16 net-_q14-pad3_ net-_c1-pad2_ net-_q15-pad2_ npn_1
+q15 net-_q14-pad3_ net-_q15-pad2_ net-_q15-pad3_ npn_1
+r5 net-_q15-pad2_ net-_q12-pad3_ 50k
+r6 net-_q15-pad3_ net-_q12-pad3_ 50
+q17 net-_c1-pad2_ net-_q15-pad3_ net-_q12-pad3_ npn_1
+q18 net-_q10-pad3_ net-_c1-pad1_ net-_q18-pad3_ npn_1
+q20 net-_c1-pad1_ net-_q18-pad3_ net-_q20-pad3_ npn_1
+r9 net-_q18-pad3_ net-_q20-pad3_ 25
+r10 net-_q20-pad3_ net-_q19-pad3_ 50
+q19 net-_q12-pad3_ net-_q14-pad3_ net-_q19-pad3_ pnp_1
+* Control Statements
+
+.ends lm_741 \ No newline at end of file
diff --git a/library/SubcircuitLibrary/MAX7424/lm_741_Previous_Values.xml b/library/SubcircuitLibrary/MAX7424/lm_741_Previous_Values.xml
new file mode 100644
index 00000000..b61322bb
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/lm_741_Previous_Values.xml
@@ -0,0 +1 @@
+<KicadtoNgspice><source /><model /><devicemodel><q1><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q1><q20><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q20><q3><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q3><q2><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q2><q5><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/pnp_1.lib</field></q5><q4><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/pnp_1.lib</field></q4><q7><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q7><q6><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/pnp_1.lib</field></q6><q9><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/pnp_1.lib</field></q9><q8><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q8><q15><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q15><q14><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q14><q17><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q17><q16><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q16><q11><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/pnp_1.lib</field></q11><q10><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/pnp_1.lib</field></q10><q13><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q13><q12><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q12><q19><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/pnp_1.lib</field></q19><q18><field>C:/Users/malli/eSim/src/deviceModelLibrary/Transistor/npn_1.lib</field></q18></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">Sec</field4><field5 name="Step Combo">Sec</field5><field6 name="Stop Combo">Sec</field6></tran></analysis></KicadtoNgspice> \ No newline at end of file
diff --git a/library/SubcircuitLibrary/MAX7424/npn_1.lib b/library/SubcircuitLibrary/MAX7424/npn_1.lib
new file mode 100644
index 00000000..a1818ed8
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/npn_1.lib
@@ -0,0 +1,29 @@
+.model npn_1 NPN(
++ Vtf=1.7
++ Cjc=0.5p
++ Nc=2
++ Tr=46.91n
++ Ne=1.307
++ Cje=0.5p
++ Isc=0
++ Xtb=1.5
++ Rb=500
++ Rc=1
++ Tf=411.1p
++ Xti=3
++ Ikr=0
++ Bf=125
++ Fc=.5
++ Ise=14.34f
++ Br=6.092
++ Ikf=.2847
++ Mje=.377
++ Mjc=.3416
++ Vaf=74.03
++ Vjc=.75
++ Vje=.75
++ Xtf=3
++ Itf=.6
++ Is=14.34f
++ Eg=1.11
+) \ No newline at end of file
diff --git a/library/SubcircuitLibrary/MAX7424/pnp_1.lib b/library/SubcircuitLibrary/MAX7424/pnp_1.lib
new file mode 100644
index 00000000..a4ee06da
--- /dev/null
+++ b/library/SubcircuitLibrary/MAX7424/pnp_1.lib
@@ -0,0 +1,29 @@
+.model pnp_1 PNP(
++ Vtf=1.7
++ Cjc=1.5p
++ Nc=2
++ Tr=46.91n
++ Ne=1.307
++ Cje=0.3p
++ Isc=0
++ Xtb=1.5
++ Rb=250
++ Rc=1
++ Tf=411.1p
++ Xti=3
++ Ikr=0
++ Bf=25
++ Fc=.5
++ Ise=14.34f
++ Br=6.092
++ Ikf=.2847
++ Mje=.377
++ Mjc=.3416
++ Vaf=74.03
++ Vjc=.75
++ Vje=.75
++ Xtf=3
++ Itf=.6
++ Is=14.34f
++ Eg=1.11
+) \ No newline at end of file
generated by cgit (git 2.34.1) at 2025-06-30 08:06:31 +0000