summaryrefslogtreecommitdiff
path: root/Examples/Analysis_Of_Digital_IC/4012_test/4012_test.pro
diff options
context:
space:
mode:
Diffstat (limited to 'Examples/Analysis_Of_Digital_IC/4012_test/4012_test.pro')
-rw-r--r--Examples/Analysis_Of_Digital_IC/4012_test/4012_test.pro48
1 files changed, 48 insertions, 0 deletions
diff --git a/Examples/Analysis_Of_Digital_IC/4012_test/4012_test.pro b/Examples/Analysis_Of_Digital_IC/4012_test/4012_test.pro
index ee32c69b..8af698d3 100644
--- a/Examples/Analysis_Of_Digital_IC/4012_test/4012_test.pro
+++ b/Examples/Analysis_Of_Digital_IC/4012_test/4012_test.pro
@@ -1,3 +1,4 @@
+<<<<<<< HEAD
update=06/01/19 15:09:21
version=1
last_client=eeschema
@@ -43,3 +44,50 @@ LibName9=eSim_PSpice
LibName10=eSim_Sources
LibName11=eSim_User
LibName12=eSim_Subckt
+=======
+update=Wed Mar 11 12:50:15 2020
+version=1
+last_client=eeschema
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=../../eSim/kicadSchematicLibrary
+[eeschema/libraries]
+LibName1=4012_test-rescue
+LibName2=power
+LibName3=eSim_Analog
+LibName4=eSim_Devices
+LibName5=eSim_Digital
+LibName6=eSim_Hybrid
+LibName7=eSim_Miscellaneous
+LibName8=eSim_Plot
+LibName9=eSim_Power
+LibName10=eSim_Subckt
+LibName11=eSim_Sources
+LibName12=eSim_User
+>>>>>>> fellowship2019-python3