summaryrefslogtreecommitdiff
path: root/Examples/4_to_16_Decoder_using_74154IC/5_and.cir.out
diff options
context:
space:
mode:
Diffstat (limited to 'Examples/4_to_16_Decoder_using_74154IC/5_and.cir.out')
-rw-r--r--Examples/4_to_16_Decoder_using_74154IC/5_and.cir.out22
1 files changed, 0 insertions, 22 deletions
diff --git a/Examples/4_to_16_Decoder_using_74154IC/5_and.cir.out b/Examples/4_to_16_Decoder_using_74154IC/5_and.cir.out
deleted file mode 100644
index 20d3f8a5..00000000
--- a/Examples/4_to_16_Decoder_using_74154IC/5_and.cir.out
+++ /dev/null
@@ -1,22 +0,0 @@
-* c:\users\malli\esim\src\subcircuitlibrary\5_and\5_and.cir
-
-.include 3_and.sub
-x1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u3-pad1_ 3_and
-* u2 net-_u1-pad4_ net-_u1-pad5_ net-_u2-pad3_ d_and
-* u3 net-_u3-pad1_ net-_u2-pad3_ net-_u1-pad6_ d_and
-* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ port
-a1 [net-_u1-pad4_ net-_u1-pad5_ ] net-_u2-pad3_ u2
-a2 [net-_u3-pad1_ net-_u2-pad3_ ] net-_u1-pad6_ u3
-* Schematic Name: d_and, NgSpice Name: d_and
-.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
-* Schematic Name: d_and, NgSpice Name: d_and
-.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
-.tran 0e-00 0e-00 0e-00
-
-* Control Statements
-.control
-run
-print allv > plot_data_v.txt
-print alli > plot_data_i.txt
-.endc
-.end