diff options
| author | fossee | 2019-08-29 12:03:11 +0530 |
|---|---|---|
| committer | fossee | 2019-08-29 12:03:11 +0530 |
| commit | fe3bd934634bb2dae1cadf35e7c6d59facbedf66 (patch) | |
| tree | ab841ad9ca3d56f7eb85cb3650f6608b80656027 /src/SubcircuitLibrary/half_adder/half_adder.cir | |
| parent | f7567ac99f21fb6c87d60f309f0aa71dee6ae975 (diff) | |
| download | eSim-fe3bd934634bb2dae1cadf35e7c6d59facbedf66.tar.gz eSim-fe3bd934634bb2dae1cadf35e7c6d59facbedf66.tar.bz2 eSim-fe3bd934634bb2dae1cadf35e7c6d59facbedf66.zip | |
adding files
Diffstat (limited to 'src/SubcircuitLibrary/half_adder/half_adder.cir')
| -rw-r--r-- | src/SubcircuitLibrary/half_adder/half_adder.cir | 11 |
1 files changed, 11 insertions, 0 deletions
diff --git a/src/SubcircuitLibrary/half_adder/half_adder.cir b/src/SubcircuitLibrary/half_adder/half_adder.cir new file mode 100644 index 00000000..8b2e7e06 --- /dev/null +++ b/src/SubcircuitLibrary/half_adder/half_adder.cir @@ -0,0 +1,11 @@ +* EESchema Netlist Version 1.1 (Spice format) creation date: Wed Jun 24 11:31:48 2015 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +*Sheet Name:/ +U2 1 4 3 d_xor +U3 1 4 2 d_and +U1 1 4 3 2 PORT + +.end |