summaryrefslogtreecommitdiff
path: root/src/SubcircuitLibrary/diac/diac.cir.out
diff options
context:
space:
mode:
authorFahim2015-12-30 12:20:39 +0530
committerFahim2015-12-30 12:20:39 +0530
commit5c21ac87792c7eee763afcd6df80fc0bb8524b6c (patch)
tree385a811388f218bc5ebd798a7b9bbbdfda537d1a /src/SubcircuitLibrary/diac/diac.cir.out
parente4b74bcbaa07bfe96f808db4d9fe6e05c6cde87d (diff)
downloadeSim-5c21ac87792c7eee763afcd6df80fc0bb8524b6c.tar.gz
eSim-5c21ac87792c7eee763afcd6df80fc0bb8524b6c.tar.bz2
eSim-5c21ac87792c7eee763afcd6df80fc0bb8524b6c.zip
Added :
1. Power Examples 2. eSim_Power.lib 3. Subcircuit for diac, scr, triac 4. Device model for Power Diode
Diffstat (limited to 'src/SubcircuitLibrary/diac/diac.cir.out')
-rw-r--r--src/SubcircuitLibrary/diac/diac.cir.out21
1 files changed, 21 insertions, 0 deletions
diff --git a/src/SubcircuitLibrary/diac/diac.cir.out b/src/SubcircuitLibrary/diac/diac.cir.out
new file mode 100644
index 00000000..a1e31f14
--- /dev/null
+++ b/src/SubcircuitLibrary/diac/diac.cir.out
@@ -0,0 +1,21 @@
+* /opt/esim/src/subcircuitlibrary/diac/diac.cir
+
+* u3 1 2 port
+* u1 1 1 2 aswitch
+* u2 1 1 2 aswitch
+a1 1 (1 2) u1
+a2 1 (1 2) u2
+* Schematic Name: aswitch, NgSpice Name: aswitch
+.model u1 aswitch(log=TRUE cntl_off=0.1 cntl_on=25 r_on=0.0125 r_off=1000000 )
+* Schematic Name: aswitch, NgSpice Name: aswitch
+.model u2 aswitch(log=TRUE cntl_off=-0.1 cntl_on=-25 r_on=0.0125 r_off=1000000 )
+
+.tran 0e-00 0e-00 0e-00
+
+* Control Statements
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+.endc
+.end