summaryrefslogtreecommitdiff
path: root/library/kicadLibrary/modules/Capacitors_SMD.pretty/C_1812.kicad_mod
diff options
context:
space:
mode:
authorRahul P2020-03-04 17:01:11 +0530
committerGitHub2020-03-04 17:01:11 +0530
commit8ffe81b36caa259151978de0434e4e0c5c32d217 (patch)
tree32202454d13dfabbf6556e98987f2a9632619ea9 /library/kicadLibrary/modules/Capacitors_SMD.pretty/C_1812.kicad_mod
parente40317e709c220176fc5b7edf23d4434504335b0 (diff)
parent13f3bcfda9416624cebbf5705de398e8efcad344 (diff)
downloadeSim-8ffe81b36caa259151978de0434e4e0c5c32d217.tar.gz
eSim-8ffe81b36caa259151978de0434e4e0c5c32d217.tar.bz2
eSim-8ffe81b36caa259151978de0434e4e0c5c32d217.zip
Merge pull request #132 from rahulp13/master
major changes
Diffstat (limited to 'library/kicadLibrary/modules/Capacitors_SMD.pretty/C_1812.kicad_mod')
-rw-r--r--library/kicadLibrary/modules/Capacitors_SMD.pretty/C_1812.kicad_mod31
1 files changed, 31 insertions, 0 deletions
diff --git a/library/kicadLibrary/modules/Capacitors_SMD.pretty/C_1812.kicad_mod b/library/kicadLibrary/modules/Capacitors_SMD.pretty/C_1812.kicad_mod
new file mode 100644
index 00000000..3f42f993
--- /dev/null
+++ b/library/kicadLibrary/modules/Capacitors_SMD.pretty/C_1812.kicad_mod
@@ -0,0 +1,31 @@
+(module C_1812 (layer F.Cu) (tedit 58AA850E)
+ (descr "Capacitor SMD 1812, reflow soldering, AVX (see smccp.pdf)")
+ (tags "capacitor 1812")
+ (attr smd)
+ (fp_text reference REF** (at 0 -2.75) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value C_1812 (at 0 2.75) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text user %R (at 0 -2.75) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start -2.25 1.6) (end -2.25 -1.6) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.25 1.6) (end -2.25 1.6) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.25 -1.6) (end 2.25 1.6) (layer F.Fab) (width 0.1))
+ (fp_line (start -2.25 -1.6) (end 2.25 -1.6) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.8 -1.73) (end -1.8 -1.73) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.8 1.73) (end 1.8 1.73) (layer F.SilkS) (width 0.12))
+ (fp_line (start -3.05 -1.85) (end 3.05 -1.85) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -3.05 -1.85) (end -3.05 1.85) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 3.05 1.85) (end 3.05 -1.85) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 3.05 1.85) (end -3.05 1.85) (layer F.CrtYd) (width 0.05))
+ (pad 1 smd rect (at -2.3 0) (size 1 3) (layers F.Cu F.Paste F.Mask))
+ (pad 2 smd rect (at 2.3 0) (size 1 3) (layers F.Cu F.Paste F.Mask))
+ (model Capacitors_SMD.3dshapes/C_1812.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+)