diff options
author | Aditya Minocha | 2024-08-25 20:40:42 +0530 |
---|---|---|
committer | GitHub | 2024-08-25 20:40:42 +0530 |
commit | d106b28c2718df2276250b23ea840b99397dbd25 (patch) | |
tree | e75a33c1e64a8a35a309f7cc50372e8201705556 /library/SubcircuitLibrary/SN74F521/9_NAND.sub | |
parent | e1415a7510c90cad248eded0ed8ed307dcab3eb2 (diff) | |
download | eSim-d106b28c2718df2276250b23ea840b99397dbd25.tar.gz eSim-d106b28c2718df2276250b23ea840b99397dbd25.tar.bz2 eSim-d106b28c2718df2276250b23ea840b99397dbd25.zip |
SN74F521 IC - 8 Bit Identity Comparator
Diffstat (limited to 'library/SubcircuitLibrary/SN74F521/9_NAND.sub')
-rw-r--r-- | library/SubcircuitLibrary/SN74F521/9_NAND.sub | 26 |
1 files changed, 26 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/SN74F521/9_NAND.sub b/library/SubcircuitLibrary/SN74F521/9_NAND.sub new file mode 100644 index 00000000..d83a97b2 --- /dev/null +++ b/library/SubcircuitLibrary/SN74F521/9_NAND.sub @@ -0,0 +1,26 @@ +* Subcircuit 9_NAND
+.subckt 9_NAND net-_m1-pad2_ net-_m2-pad2_ net-_m3-pad2_ net-_m13-pad2_ net-_m14-pad2_ net-_m15-pad2_ net-_m10-pad2_ net-_m11-pad2_ net-_m12-pad2_ net-_m12-pad3_ net-_m1-pad1_ net-_m1-pad3_
+* c:\fossee\esim\library\subcircuitlibrary\9_nand\9_nand.cir
+.include NMOS-180nm.lib
+.include PMOS-180nm.lib
+m1 net-_m1-pad1_ net-_m1-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m2 net-_m1-pad1_ net-_m2-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m3 net-_m1-pad1_ net-_m3-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m13 net-_m1-pad1_ net-_m13-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m14 net-_m1-pad1_ net-_m14-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m15 net-_m1-pad1_ net-_m15-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m16 net-_m1-pad1_ net-_m10-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m17 net-_m1-pad1_ net-_m11-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m4 net-_m1-pad3_ net-_m1-pad2_ net-_m4-pad3_ net-_m4-pad3_ CMOSN W=100u L=100u M=1
+m5 net-_m4-pad3_ net-_m2-pad2_ net-_m5-pad3_ net-_m5-pad3_ CMOSN W=100u L=100u M=1
+m6 net-_m5-pad3_ net-_m3-pad2_ net-_m6-pad3_ net-_m6-pad3_ CMOSN W=100u L=100u M=1
+m7 net-_m6-pad3_ net-_m13-pad2_ net-_m7-pad3_ net-_m7-pad3_ CMOSN W=100u L=100u M=1
+m8 net-_m7-pad3_ net-_m14-pad2_ net-_m8-pad3_ net-_m8-pad3_ CMOSN W=100u L=100u M=1
+m9 net-_m8-pad3_ net-_m15-pad2_ net-_m10-pad1_ net-_m10-pad1_ CMOSN W=100u L=100u M=1
+m10 net-_m10-pad1_ net-_m10-pad2_ net-_m10-pad3_ net-_m10-pad3_ CMOSN W=100u L=100u M=1
+m11 net-_m10-pad3_ net-_m11-pad2_ net-_m11-pad3_ net-_m11-pad3_ CMOSN W=100u L=100u M=1
+m12 net-_m11-pad3_ net-_m12-pad2_ net-_m12-pad3_ net-_m12-pad3_ CMOSN W=100u L=100u M=1
+m18 net-_m1-pad1_ net-_m12-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+* Control Statements
+
+.ends 9_NAND
\ No newline at end of file |