summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/SN54HC148/AND_5.sub
diff options
context:
space:
mode:
authorSumanto Kar2024-09-13 00:56:30 +0530
committerGitHub2024-09-13 00:56:30 +0530
commit681978c7ce1aedee54b0ce6601b789edca226395 (patch)
treefc4b37265699872bd87d9119e5334e9812a86f16 /library/SubcircuitLibrary/SN54HC148/AND_5.sub
parent5f80292f451abd9c96849a277ec46670cd1446bc (diff)
parent044059f99adcc13c41252126c12cc6f7bbed6b5f (diff)
downloadeSim-681978c7ce1aedee54b0ce6601b789edca226395.tar.gz
eSim-681978c7ce1aedee54b0ce6601b789edca226395.tar.bz2
eSim-681978c7ce1aedee54b0ce6601b789edca226395.zip
Merge pull request #279 from AdityaMino/Aditya-Minocha
Subcircuit Files of ICs(Contributor: Aditya Minocha)
Diffstat (limited to 'library/SubcircuitLibrary/SN54HC148/AND_5.sub')
-rw-r--r--library/SubcircuitLibrary/SN54HC148/AND_5.sub20
1 files changed, 20 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/SN54HC148/AND_5.sub b/library/SubcircuitLibrary/SN54HC148/AND_5.sub
new file mode 100644
index 00000000..bea03924
--- /dev/null
+++ b/library/SubcircuitLibrary/SN54HC148/AND_5.sub
@@ -0,0 +1,20 @@
+* Subcircuit AND_5
+.subckt AND_5 net-_m1-pad2_ net-_m2-pad2_ net-_m5-pad2_ net-_m6-pad2_ net-_m10-pad2_ net-_m11-pad3_ net-_m1-pad1_ net-_m11-pad1_
+* c:\fossee\esim\library\subcircuitlibrary\and_5\and_5.cir
+.include NMOS-180nm.lib
+.include PMOS-180nm.lib
+m3 net-_m1-pad3_ net-_m1-pad2_ net-_m3-pad3_ net-_m3-pad3_ CMOSN W=100u L=100u M=1
+m4 net-_m3-pad3_ net-_m2-pad2_ net-_m4-pad3_ net-_m4-pad3_ CMOSN W=100u L=100u M=1
+m5 net-_m4-pad3_ net-_m5-pad2_ net-_m5-pad3_ net-_m5-pad3_ CMOSN W=100u L=100u M=1
+m6 net-_m5-pad3_ net-_m6-pad2_ net-_m6-pad3_ net-_m6-pad3_ CMOSN W=100u L=100u M=1
+m11 net-_m11-pad1_ net-_m1-pad3_ net-_m11-pad3_ net-_m11-pad3_ CMOSN W=100u L=100u M=1
+m1 net-_m1-pad1_ net-_m1-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m2 net-_m1-pad1_ net-_m2-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m8 net-_m1-pad1_ net-_m5-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m9 net-_m1-pad1_ net-_m6-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m12 net-_m1-pad1_ net-_m1-pad3_ net-_m11-pad1_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m10 net-_m1-pad1_ net-_m10-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m7 net-_m6-pad3_ net-_m10-pad2_ net-_m11-pad3_ net-_m11-pad3_ CMOSN W=100u L=100u M=1
+* Control Statements
+
+.ends AND_5 \ No newline at end of file