summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/Logic_Gates/NAND.sub
diff options
context:
space:
mode:
authorAditya Minocha2024-08-25 21:58:26 +0530
committerGitHub2024-08-25 21:58:26 +0530
commit7b98810d458d8cf7a68ff62831ab8ea1cc5846f8 (patch)
tree68cabb9841a619ecc0280dde27f0be7b3ba39d0f /library/SubcircuitLibrary/Logic_Gates/NAND.sub
parente8f999d879320df46aaec04605cb92ff06ad4809 (diff)
downloadeSim-7b98810d458d8cf7a68ff62831ab8ea1cc5846f8.tar.gz
eSim-7b98810d458d8cf7a68ff62831ab8ea1cc5846f8.tar.bz2
eSim-7b98810d458d8cf7a68ff62831ab8ea1cc5846f8.zip
Logic Gates
Diffstat (limited to 'library/SubcircuitLibrary/Logic_Gates/NAND.sub')
-rw-r--r--library/SubcircuitLibrary/Logic_Gates/NAND.sub13
1 files changed, 13 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/Logic_Gates/NAND.sub b/library/SubcircuitLibrary/Logic_Gates/NAND.sub
new file mode 100644
index 00000000..4b0bed09
--- /dev/null
+++ b/library/SubcircuitLibrary/Logic_Gates/NAND.sub
@@ -0,0 +1,13 @@
+* Subcircuit NAND
+.subckt NAND net-_m1-pad2_ net-_m3-pad2_ net-_m1-pad3_
+* c:\fossee\esim\library\subcircuitlibrary\nand\nand.cir
+.include PMOS-180nm.lib
+.include NMOS-180nm.lib
+m3 net-_m2-pad3_ net-_m3-pad2_ gnd gnd CMOSN W=100u L=100u M=1
+m1 net-_m1-pad1_ net-_m1-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m4 net-_m1-pad1_ net-_m3-pad2_ net-_m1-pad3_ net-_m1-pad1_ CMOSP W=100u L=100u M=1
+m2 net-_m1-pad3_ net-_m1-pad2_ net-_m2-pad3_ net-_m2-pad3_ CMOSN W=100u L=100u M=1
+v1 net-_m1-pad1_ gnd dc 1.8
+* Control Statements
+
+.ends NAND \ No newline at end of file