summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/Clock_pulse_generator/npn_1.lib
diff options
context:
space:
mode:
authorEyantra698Sumanto2022-02-08 12:38:17 +0530
committerEyantra698Sumanto2022-02-08 12:38:17 +0530
commitb2c5afc0a22390f221083af05c1ce2703907df25 (patch)
treeca64a1d433730e2b4752f9f268f8d2ad32e709fb /library/SubcircuitLibrary/Clock_pulse_generator/npn_1.lib
parenta4c84ad5858d64054d7b810a913fe7ccfdbf92c0 (diff)
downloadeSim-b2c5afc0a22390f221083af05c1ce2703907df25.tar.gz
eSim-b2c5afc0a22390f221083af05c1ce2703907df25.tar.bz2
eSim-b2c5afc0a22390f221083af05c1ce2703907df25.zip
Added Clock Generator and DAC
Diffstat (limited to 'library/SubcircuitLibrary/Clock_pulse_generator/npn_1.lib')
-rwxr-xr-xlibrary/SubcircuitLibrary/Clock_pulse_generator/npn_1.lib29
1 files changed, 29 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/Clock_pulse_generator/npn_1.lib b/library/SubcircuitLibrary/Clock_pulse_generator/npn_1.lib
new file mode 100755
index 00000000..a1818ed8
--- /dev/null
+++ b/library/SubcircuitLibrary/Clock_pulse_generator/npn_1.lib
@@ -0,0 +1,29 @@
+.model npn_1 NPN(
++ Vtf=1.7
++ Cjc=0.5p
++ Nc=2
++ Tr=46.91n
++ Ne=1.307
++ Cje=0.5p
++ Isc=0
++ Xtb=1.5
++ Rb=500
++ Rc=1
++ Tf=411.1p
++ Xti=3
++ Ikr=0
++ Bf=125
++ Fc=.5
++ Ise=14.34f
++ Br=6.092
++ Ikf=.2847
++ Mje=.377
++ Mjc=.3416
++ Vaf=74.03
++ Vjc=.75
++ Vje=.75
++ Xtf=3
++ Itf=.6
++ Is=14.34f
++ Eg=1.11
+) \ No newline at end of file