summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/CD4028_B/AND_Gate.cir
diff options
context:
space:
mode:
authorPranav Karuvally2023-05-07 17:07:41 +0530
committerGitHub2023-05-07 17:07:41 +0530
commit84ff726c34bb43a46c4a9e175c76e2b70893354f (patch)
tree4d513a11d2685a315ad655a23db6ec118829b088 /library/SubcircuitLibrary/CD4028_B/AND_Gate.cir
parent2de5fa0604c35a1508bca8bab318724da823633a (diff)
parentb145afdb869564df4131f0b0b472116ca744ef65 (diff)
downloadeSim-84ff726c34bb43a46c4a9e175c76e2b70893354f.tar.gz
eSim-84ff726c34bb43a46c4a9e175c76e2b70893354f.tar.bz2
eSim-84ff726c34bb43a46c4a9e175c76e2b70893354f.zip
Merge branch 'FOSSEE:master' into ngspice_gui_3
Diffstat (limited to 'library/SubcircuitLibrary/CD4028_B/AND_Gate.cir')
-rw-r--r--library/SubcircuitLibrary/CD4028_B/AND_Gate.cir17
1 files changed, 17 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/CD4028_B/AND_Gate.cir b/library/SubcircuitLibrary/CD4028_B/AND_Gate.cir
new file mode 100644
index 00000000..17b9331f
--- /dev/null
+++ b/library/SubcircuitLibrary/CD4028_B/AND_Gate.cir
@@ -0,0 +1,17 @@
+* C:\FOSSEE\eSim\library\SubcircuitLibrary\AND_Gate\AND_Gate.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 06/26/22 14:03:16
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+M1 Net-_M1-Pad1_ Net-_M1-Pad2_ Net-_M1-Pad3_ Net-_M1-Pad3_ eSim_MOS_P
+M2 Net-_M1-Pad1_ Net-_M1-Pad2_ Net-_M2-Pad3_ Net-_M2-Pad3_ eSim_MOS_N
+M4 Net-_M1-Pad1_ Net-_M3-Pad2_ Net-_M1-Pad3_ Net-_M1-Pad3_ eSim_MOS_P
+M3 Net-_M2-Pad3_ Net-_M3-Pad2_ Net-_M3-Pad3_ Net-_M3-Pad3_ eSim_MOS_N
+M5 Net-_M5-Pad1_ Net-_M1-Pad1_ Net-_M3-Pad3_ Net-_M3-Pad3_ eSim_MOS_N
+M6 Net-_M5-Pad1_ Net-_M1-Pad1_ Net-_M1-Pad3_ Net-_M1-Pad3_ eSim_MOS_P
+U1 Net-_M5-Pad1_ Net-_M1-Pad2_ Net-_M3-Pad2_ Net-_M1-Pad3_ Net-_M3-Pad3_ PORT
+
+.end