summaryrefslogtreecommitdiff
path: root/Windows/spice/examples/cider/resistor/gaasres.cir
diff options
context:
space:
mode:
authorrahulp132020-02-28 11:38:58 +0530
committerrahulp132020-02-28 11:38:58 +0530
commit246319682f60293b132fca1ce6e24689c6682617 (patch)
tree6871b758a17869efecfd617f5513e31f9a933f4a /Windows/spice/examples/cider/resistor/gaasres.cir
parentd9ab84106cac311d953f344386fef1c1e2bca1cf (diff)
downloadeSim-246319682f60293b132fca1ce6e24689c6682617.tar.gz
eSim-246319682f60293b132fca1ce6e24689c6682617.tar.bz2
eSim-246319682f60293b132fca1ce6e24689c6682617.zip
initial commit
Diffstat (limited to 'Windows/spice/examples/cider/resistor/gaasres.cir')
-rw-r--r--Windows/spice/examples/cider/resistor/gaasres.cir30
1 files changed, 30 insertions, 0 deletions
diff --git a/Windows/spice/examples/cider/resistor/gaasres.cir b/Windows/spice/examples/cider/resistor/gaasres.cir
new file mode 100644
index 00000000..c35d0ddc
--- /dev/null
+++ b/Windows/spice/examples/cider/resistor/gaasres.cir
@@ -0,0 +1,30 @@
+Gallium Arsenide Resistor
+
+* This transient simulation demonstrates the effects of velocity overshoot
+* and velocity saturation at high lateral electric fields.
+* Do not try to do DC analysis of this resistor. It will not converge
+* because of the peculiar characteristics of the GaAs velocity-field
+* relation. In some cases, problems can arise in transient simulation
+* as well.
+
+VPP 1 0 1v PWL 0s 0.0v 10s 1v
+VNN 2 0 0.0v
+D1 1 2 M_RES AREA=1
+
+.MODEL M_RES numd level=1
++ options resistor defa=1p
++ x.mesh loc=0.0 num=1
++ x.mesh loc=1.0 num=101
++ domain num=1 material=1
++ material num=1 gaas
++ doping unif n.type conc=2.5e16
++ models fieldmob srh auger conctau
++ method ac=direct
+
+*.OP
+*.DC VPP 0.0v 10.01v 0.1v
+.TRAN 1s 10.001s 0s 0.1s
+.PRINT I(VPP)
+
+.OPTION ACCT BYPASS=1
+.END