summaryrefslogtreecommitdiff
path: root/Examples/Mixed_Signal/Cmosinverter/Cmosinverter.cir
diff options
context:
space:
mode:
authorrahulp132020-08-03 11:27:14 +0530
committerrahulp132020-08-03 11:27:14 +0530
commit400d0b5d31c22122dbb430b75122c9f86ca72342 (patch)
tree70891aa011590b9591a2ab46b5b2fcc04213e258 /Examples/Mixed_Signal/Cmosinverter/Cmosinverter.cir
parent4aefb4d9d607a59e77a3bd25bb23d0a46adcef7b (diff)
downloadeSim-400d0b5d31c22122dbb430b75122c9f86ca72342.tar.gz
eSim-400d0b5d31c22122dbb430b75122c9f86ca72342.tar.bz2
eSim-400d0b5d31c22122dbb430b75122c9f86ca72342.zip
renamed Mixed_Mode examples to Mixed_Signal
Diffstat (limited to 'Examples/Mixed_Signal/Cmosinverter/Cmosinverter.cir')
-rw-r--r--Examples/Mixed_Signal/Cmosinverter/Cmosinverter.cir26
1 files changed, 26 insertions, 0 deletions
diff --git a/Examples/Mixed_Signal/Cmosinverter/Cmosinverter.cir b/Examples/Mixed_Signal/Cmosinverter/Cmosinverter.cir
new file mode 100644
index 00000000..7736c9d0
--- /dev/null
+++ b/Examples/Mixed_Signal/Cmosinverter/Cmosinverter.cir
@@ -0,0 +1,26 @@
+* /home/saurabh/eSim-Workspace/Cmosinvertor/Cmosinvertor.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: Wed Nov 27 14:17:36 2019
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+U2 out1 plot_v1
+X1 out7 out1 INVCMOS
+X2 out1 out2 INVCMOS
+X3 out2 out3 INVCMOS
+U3 out2 plot_v1
+U4 out3 plot_v1
+X4 out3 out4 INVCMOS
+U5 out4 plot_v1
+X5 out4 out5 INVCMOS
+U6 out5 plot_v1
+X6 out5 out6 INVCMOS
+U7 out6 plot_v1
+U8 out7 plot_v1
+U9 out6 Net-_U1-Pad1_ adc_bridge_1
+U10 Net-_U1-Pad2_ out7 dac_bridge_1
+U1 Net-_U1-Pad1_ Net-_U1-Pad2_ inverter
+
+.end