summaryrefslogtreecommitdiff
path: root/Examples/InvertingAmplifier
diff options
context:
space:
mode:
authorsaurabhb172020-03-18 19:05:01 +0530
committersaurabhb172020-03-18 19:05:01 +0530
commit378188841e998a2f287c0d9f671aaef35b29c5b8 (patch)
tree485553a29c6ea10601ffaf76259f9e30ee3e2cbd /Examples/InvertingAmplifier
parent0339c48d6524d24e3bc5512693301ad70dec2ef1 (diff)
downloadeSim-378188841e998a2f287c0d9f671aaef35b29c5b8.tar.gz
eSim-378188841e998a2f287c0d9f671aaef35b29c5b8.tar.bz2
eSim-378188841e998a2f287c0d9f671aaef35b29c5b8.zip
ujt and ua741 sub files cleanup
Diffstat (limited to 'Examples/InvertingAmplifier')
-rw-r--r--Examples/InvertingAmplifier/PowerDiode.lib20
-rw-r--r--Examples/InvertingAmplifier/ua741-cache.lib100
-rw-r--r--Examples/InvertingAmplifier/ua741.sch218
-rw-r--r--Examples/InvertingAmplifier/ua741_Previous_Values.xml1
4 files changed, 114 insertions, 225 deletions
diff --git a/Examples/InvertingAmplifier/PowerDiode.lib b/Examples/InvertingAmplifier/PowerDiode.lib
deleted file mode 100644
index a2f61dce..00000000
--- a/Examples/InvertingAmplifier/PowerDiode.lib
+++ /dev/null
@@ -1,20 +0,0 @@
-.MODEL PowerDiode D(
-+ Vj=.75
-+ Nbvl=14.976
-+ Cjo=175p
-+ Rs=.25
-+ Isr=1.859n
-+ Eg=1.11
-+ M=.5516
-+ Nbv=1.6989
-+ N=1
-+ Tbv1=-21.277u
-+ bv=1800
-+ Fc=.5
-+ Ikf=0
-+ Nr=2
-+ Ibv=20.245m
-+ Is=2.2E-15
-+ Xti=3
-+ Ibvl=1.9556m
-) \ No newline at end of file
diff --git a/Examples/InvertingAmplifier/ua741-cache.lib b/Examples/InvertingAmplifier/ua741-cache.lib
deleted file mode 100644
index 9114d342..00000000
--- a/Examples/InvertingAmplifier/ua741-cache.lib
+++ /dev/null
@@ -1,100 +0,0 @@
-EESchema-LIBRARY Version 2.3 Date: Saturday 17 November 2012 08:10:48 AM IST
-#encoding utf-8
-#
-# C
-#
-DEF C C 0 10 N Y 1 F N
-F0 "C" 50 100 50 H V L CNN
-F1 "C" 50 -100 50 H V L CNN
-$FPLIST
- SM*
- C?
- C1-1
-$ENDFPLIST
-DRAW
-P 2 0 1 10 -100 -30 100 -30 N
-P 2 0 1 10 -100 30 100 30 N
-X ~ 1 0 200 170 D 40 40 1 1 P
-X ~ 2 0 -200 170 U 40 40 1 1 P
-ENDDRAW
-ENDDEF
-#
-# GND
-#
-DEF ~GND #PWR 0 0 Y Y 1 F P
-F0 "#PWR" 0 0 30 H I C CNN
-F1 "GND" 0 -70 30 H I C CNN
-DRAW
-P 4 0 1 0 -50 0 0 -50 50 0 -50 0 N
-X GND 1 0 0 0 U 30 30 1 1 W N
-ENDDRAW
-ENDDEF
-#
-# PORT
-#
-DEF PORT U 0 40 Y Y 8 F N
-F0 "U" 0 -50 30 H V C CNN
-F1 "PORT" 0 0 30 H V C CNN
-DRAW
-A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
-A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
-S -100 50 100 -50 0 1 0 N
-X ~ 1 250 0 100 L 30 30 1 1 I
-X ~ 2 250 0 100 L 30 30 2 1 I
-X ~ 3 250 0 100 L 30 30 3 1 I
-X ~ 4 250 0 100 L 30 30 4 1 I
-X ~ 5 250 0 100 L 30 30 5 1 I
-X ~ 6 250 0 100 L 30 30 6 1 I
-X ~ 7 250 0 100 L 30 30 7 1 I
-X ~ 8 250 0 100 L 30 30 8 1 I
-ENDDRAW
-ENDDEF
-#
-# PWR_FLAG
-#
-DEF PWR_FLAG #FLG 0 0 N N 1 F P
-F0 "#FLG" 0 270 30 H I C CNN
-F1 "PWR_FLAG" 0 230 30 H V C CNN
-DRAW
-X pwr 1 0 0 0 U 20 20 0 0 w
-P 3 0 1 0 0 0 0 100 0 100 N
-P 5 0 1 0 0 100 -100 150 0 200 100 150 0 100 N
-ENDDRAW
-ENDDEF
-#
-# R
-#
-DEF R R 0 0 N Y 1 F N
-F0 "R" 80 0 50 V V C CNN
-F1 "R" 0 0 50 V V C CNN
-$FPLIST
- R?
- SM0603
- SM0805
- R?-*
-$ENDFPLIST
-DRAW
-S -40 150 40 -150 0 1 12 N
-X ~ 1 0 250 100 D 60 60 1 1 P
-X ~ 2 0 -250 100 U 60 60 1 1 P
-ENDDRAW
-ENDDEF
-#
-# VCVS
-#
-DEF VCVS E 0 40 Y Y 1 F N
-F0 "E" -200 100 50 H V C CNN
-F1 "VCVS" -200 -50 50 H V C CNN
-$FPLIST
- 1_pin
-$ENDFPLIST
-DRAW
-S -100 100 100 -100 0 1 0 N
-X + 1 -300 50 200 R 35 35 1 1 P
-X - 2 300 50 200 L 35 35 1 1 P
-X +c 3 -50 -200 100 U 35 35 1 1 P
-X -c 4 50 -200 100 U 35 35 1 1 P
-ENDDRAW
-ENDDEF
-#
-#End Library
diff --git a/Examples/InvertingAmplifier/ua741.sch b/Examples/InvertingAmplifier/ua741.sch
index 7dfc5e1a..b06dcc17 100644
--- a/Examples/InvertingAmplifier/ua741.sch
+++ b/Examples/InvertingAmplifier/ua741.sch
@@ -1,46 +1,18 @@
-EESchema Schematic File Version 2 date Wednesday 19 December 2012 10:15:16 AM IST
+EESchema Schematic File Version 2
LIBS:power
-LIBS:device
-LIBS:transistors
-LIBS:conn
-LIBS:linear
-LIBS:regul
-LIBS:74xx
-LIBS:cmos4000
-LIBS:adc-dac
-LIBS:memory
-LIBS:xilinx
-LIBS:special
-LIBS:microcontrollers
-LIBS:dsp
-LIBS:microchip
-LIBS:analog_switches
-LIBS:motorola
-LIBS:texas
-LIBS:intel
-LIBS:audio
-LIBS:interface
-LIBS:digital-audio
-LIBS:philips
-LIBS:display
-LIBS:cypress
-LIBS:siliconi
-LIBS:opto
-LIBS:atmel
-LIBS:contrib
-LIBS:valves
-LIBS:analogSpice
-LIBS:converterSpice
-LIBS:digitalSpice
-LIBS:linearSpice
-LIBS:measurementSpice
-LIBS:portSpice
-LIBS:sourcesSpice
-LIBS:analogXSpice
-LIBS:ua741-cache
-EELAYER 25 0
+LIBS:eSim_Devices
+LIBS:eSim_User
+LIBS:eSim_Subckt
+LIBS:eSim_Sources
+LIBS:eSim_Power
+LIBS:eSim_Plot
+LIBS:eSim_Miscellaneous
+LIBS:eSim_Hybrid
+LIBS:eSim_Digital
+LIBS:eSim_Analog
+EELAYER 25 0
EELAYER END
-$Descr A4 11700 8267
+$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
@@ -68,6 +40,8 @@ U 6 1 5082C027
P 6250 2500
F 0 "U1" H 6250 2450 30 0000 C CNN
F 1 "PORT" H 6250 2500 30 0000 C CNN
+F 2 "" H 6250 2500 60 0001 C CNN
+F 3 "" H 6250 2500 60 0001 C CNN
6 6250 2500
-1 0 0 1
$EndComp
@@ -77,6 +51,8 @@ U 2 1 5082C011
P 2300 3100
F 0 "U1" H 2300 3050 30 0000 C CNN
F 1 "PORT" H 2300 3100 30 0000 C CNN
+F 2 "" H 2300 3100 60 0001 C CNN
+F 3 "" H 2300 3100 60 0001 C CNN
2 2300 3100
1 0 0 -1
$EndComp
@@ -86,9 +62,57 @@ U 3 1 5082C00B
P 2250 2600
F 0 "U1" H 2250 2550 30 0000 C CNN
F 1 "PORT" H 2250 2600 30 0000 C CNN
+F 2 "" H 2250 2600 60 0001 C CNN
+F 3 "" H 2250 2600 60 0001 C CNN
3 2250 2600
1 0 0 -1
$EndComp
+$Comp
+L PWR_FLAG #FLG1
+U 1 1 508152A0
+P 3450 3200
+F 0 "#FLG1" H 3450 3470 30 0001 C CNN
+F 1 "PWR_FLAG" H 3450 3430 30 0000 C CNN
+F 2 "" H 3450 3200 60 0001 C CNN
+F 3 "" H 3450 3200 60 0001 C CNN
+ 1 3450 3200
+ 1 0 0 -1
+$EndComp
+$Comp
+L VCVS Eout1
+U 1 1 50813F0F
+P 5200 2900
+F 0 "Eout1" H 5000 3000 50 0000 C CNN
+F 1 "1" H 5000 2850 50 0000 C CNN
+F 2 "" H 5200 2900 60 0001 C CNN
+F 3 "" H 5200 2900 60 0001 C CNN
+ 1 5200 2900
+ 0 1 1 0
+$EndComp
+$Comp
+L GND #PWR1
+U 1 1 50813E0D
+P 3700 3400
+F 0 "#PWR1" H 3700 3400 30 0001 C CNN
+F 1 "GND" H 3700 3330 30 0001 C CNN
+F 2 "" H 3700 3400 60 0001 C CNN
+F 3 "" H 3700 3400 60 0001 C CNN
+ 1 3700 3400
+ 1 0 0 -1
+$EndComp
+$Comp
+L VCVS Ein1
+U 1 1 50813D7C
+P 3650 2850
+F 0 "Ein1" H 3450 2950 50 0000 C CNN
+F 1 "100e3" H 3450 2800 50 0000 C CNN
+F 2 "" H 3650 2850 60 0001 C CNN
+F 3 "" H 3650 2850 60 0001 C CNN
+ 1 3650 2850
+ 0 1 1 0
+$EndComp
+Text Notes 2600 2900 0 60 ~ 0
+2e6\n
Connection ~ 3700 3200
Wire Wire Line
3450 3200 3700 3200
@@ -102,7 +126,7 @@ Wire Wire Line
5000 3300 5000 2950
Connection ~ 3700 3300
Wire Wire Line
- 4550 3300 4550 3100
+ 4550 3000 4550 3300
Wire Wire Line
3900 2500 3700 2500
Wire Wire Line
@@ -141,79 +165,65 @@ Connection ~ 4550 2500
Wire Wire Line
5250 2600 5250 2500
Wire Wire Line
- 5250 2500 5350 2500
+ 5250 2500 5400 2500
Wire Wire Line
- 5850 2500 6000 2500
+ 5700 2500 6000 2500
$Comp
-L PWR_FLAG #FLG01
-U 1 1 508152A0
-P 3450 3200
-F 0 "#FLG01" H 3450 3470 30 0001 C CNN
-F 1 "PWR_FLAG" H 3450 3430 30 0000 C CNN
- 1 3450 3200
- 1 0 0 -1
-$EndComp
-$Comp
-L R Rout1
-U 1 1 50813F5B
-P 5600 2500
-F 0 "Rout1" V 5680 2500 50 0000 C CNN
-F 1 "75" V 5600 2500 50 0000 C CNN
- 1 5600 2500
- 0 1 1 0
-$EndComp
-$Comp
-L VCVS Eout1
-U 1 1 50813F0F
-P 5200 2900
-F 0 "Eout1" H 5000 3000 50 0000 C CNN
-F 1 "1" H 5000 2850 50 0000 C CNN
- 1 5200 2900
+L resistor Rin1
+U 1 1 5E71E232
+P 2950 2900
+F 0 "Rin1" H 3000 3030 50 0000 C CNN
+F 1 "2e6" H 3000 2850 50 0000 C CNN
+F 2 "" H 3000 2880 30 0000 C CNN
+F 3 "" V 3000 2950 30 0000 C CNN
+ 1 2950 2900
0 1 1 0
$EndComp
+Wire Wire Line
+ 3000 2600 3000 2800
$Comp
-L C Cbw1
-U 1 1 50813EE0
-P 4550 2900
-F 0 "Cbw1" H 4600 3000 50 0000 L CNN
-F 1 "31.85e-9" H 4600 2800 50 0000 L CNN
- 1 4550 2900
+L resistor Rbw1
+U 1 1 5E71E326
+P 4050 2100
+F 0 "Rbw1" H 4100 2230 50 0000 C CNN
+F 1 "0.5e6" H 4100 2050 50 0000 C CNN
+F 2 "" H 4100 2080 30 0000 C CNN
+F 3 "" V 4100 2150 30 0000 C CNN
+ 1 4050 2100
1 0 0 -1
$EndComp
+Wire Wire Line
+ 3900 2500 3900 2050
+Wire Wire Line
+ 3900 2050 3950 2050
+Wire Wire Line
+ 4250 2050 4400 2050
+Wire Wire Line
+ 4400 2050 4400 2500
$Comp
-L R Rbw1
-U 1 1 50813EAB
-P 4150 2500
-F 0 "Rbw1" V 4230 2500 50 0000 C CNN
-F 1 "0.5e6" V 4150 2500 50 0000 C CNN
- 1 4150 2500
- 0 1 1 0
-$EndComp
-$Comp
-L GND #PWR02
-U 1 1 50813E0D
-P 3700 3400
-F 0 "#PWR02" H 3700 3400 30 0001 C CNN
-F 1 "GND" H 3700 3330 30 0001 C CNN
- 1 3700 3400
+L capacitor Cbw1
+U 1 1 5E71E45C
+P 4550 2850
+F 0 "Cbw1" H 4575 2950 50 0000 L CNN
+F 1 "31.85e-9" H 4575 2750 50 0000 L CNN
+F 2 "" H 4588 2700 30 0000 C CNN
+F 3 "" H 4550 2850 60 0000 C CNN
+ 1 4550 2850
1 0 0 -1
$EndComp
$Comp
-L VCVS Ein1
-U 1 1 50813D7C
-P 3650 2850
-F 0 "Ein1" H 3450 2950 50 0000 C CNN
-F 1 "100e3" H 3450 2800 50 0000 C CNN
- 1 3650 2850
- 0 1 1 0
-$EndComp
-$Comp
-L R Rin1
-U 1 1 50813C57
-P 3000 2850
-F 0 "Rin1" V 3080 2850 50 0000 C CNN
-F 1 "2e6" V 3000 2850 50 0000 C CNN
- 1 3000 2850
+L resistor Rout1
+U 1 1 5E71E59C
+P 5500 2250
+F 0 "Rout1" H 5550 2380 50 0000 C CNN
+F 1 "75" H 5550 2200 50 0000 C CNN
+F 2 "" H 5550 2230 30 0000 C CNN
+F 3 "" V 5550 2300 30 0000 C CNN
+ 1 5500 2250
1 0 0 -1
$EndComp
+Wire Wire Line
+ 5400 2500 5400 2200
+Wire Wire Line
+ 5700 2200 5700 2500
$EndSCHEMATC
diff --git a/Examples/InvertingAmplifier/ua741_Previous_Values.xml b/Examples/InvertingAmplifier/ua741_Previous_Values.xml
deleted file mode 100644
index 9c7bb530..00000000
--- a/Examples/InvertingAmplifier/ua741_Previous_Values.xml
+++ /dev/null
@@ -1 +0,0 @@
-<KicadtoNgspice><source /><model /><devicemodel /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source Name" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">False</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">Sec</field4><field5 name="Step Combo">Sec</field5><field6 name="Stop Combo">Sec</field6></tran></analysis></KicadtoNgspice> \ No newline at end of file