summaryrefslogtreecommitdiff
path: root/Examples/Analysis_Of_Digital_IC/4002_test/4002_test.pro
diff options
context:
space:
mode:
authorsaurabhb172020-03-11 15:02:18 +0530
committerGitHub2020-03-11 15:02:18 +0530
commit113b43f1cdf83b64ab7faf3fc9cea0181740ad50 (patch)
treef1bf080150f8e19788b2dc56eeb10021a44b2c2f /Examples/Analysis_Of_Digital_IC/4002_test/4002_test.pro
parent6ebbcc31ea0ce5c78c94718e2e46d87592c5d22b (diff)
parentdc61eab5251234f02c0377ea328b929340b3604c (diff)
downloadeSim-113b43f1cdf83b64ab7faf3fc9cea0181740ad50.tar.gz
eSim-113b43f1cdf83b64ab7faf3fc9cea0181740ad50.tar.bz2
eSim-113b43f1cdf83b64ab7faf3fc9cea0181740ad50.zip
Merge pull request #134 from saurabhb17/master
cleanup part2
Diffstat (limited to 'Examples/Analysis_Of_Digital_IC/4002_test/4002_test.pro')
-rw-r--r--Examples/Analysis_Of_Digital_IC/4002_test/4002_test.pro48
1 files changed, 48 insertions, 0 deletions
diff --git a/Examples/Analysis_Of_Digital_IC/4002_test/4002_test.pro b/Examples/Analysis_Of_Digital_IC/4002_test/4002_test.pro
index 43701631..9632c383 100644
--- a/Examples/Analysis_Of_Digital_IC/4002_test/4002_test.pro
+++ b/Examples/Analysis_Of_Digital_IC/4002_test/4002_test.pro
@@ -1,3 +1,4 @@
+<<<<<<< HEAD
update=06/01/19 05:45:01
version=1
last_client=eeschema
@@ -42,3 +43,50 @@ LibName8=C:/Users/Bhargav/eSim/kicadSchematicLibrary/eSim_Power
LibName9=C:/Users/Bhargav/eSim/kicadSchematicLibrary/eSim_Sources
LibName10=C:/Users/Bhargav/eSim/kicadSchematicLibrary/eSim_Subckt
LibName11=C:/Users/Bhargav/eSim/kicadSchematicLibrary/eSim_User
+=======
+update=Wed Mar 11 12:49:35 2020
+version=1
+last_client=eeschema
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=
+[eeschema/libraries]
+LibName1=4002_test-rescue
+LibName2=power
+LibName3=eSim_Devices
+LibName4=eSim_User
+LibName5=eSim_Subckt
+LibName6=eSim_Sources
+LibName7=eSim_Power
+LibName8=eSim_Plot
+LibName9=eSim_Miscellaneous
+LibName10=eSim_Hybrid
+LibName11=eSim_Digital
+LibName12=eSim_Analog
+>>>>>>> fellowship2019-python3