summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorSumanto Kar2024-11-21 21:11:48 +0530
committerSumanto Kar2024-11-21 21:11:48 +0530
commit42dfbda3101e61be2b5e1f04f9c5905ae3cc5257 (patch)
treeec3bf7f37c15d70a4633229a7a2e75ee8d244cb3
parent4783a9db2daecb6256a4cb89c01e9b369ae2e927 (diff)
downloadeSim-42dfbda3101e61be2b5e1f04f9c5905ae3cc5257.tar.gz
eSim-42dfbda3101e61be2b5e1f04f9c5905ae3cc5257.tar.bz2
eSim-42dfbda3101e61be2b5e1f04f9c5905ae3cc5257.zip
AS321 is a low-power operational amplifier
-rw-r--r--library/SubcircuitLibrary/AS321_Sub/AS321_Sub-cache.lib142
-rw-r--r--library/SubcircuitLibrary/AS321_Sub/AS321_Sub.cir33
-rw-r--r--library/SubcircuitLibrary/AS321_Sub/AS321_Sub.cir.out36
-rw-r--r--library/SubcircuitLibrary/AS321_Sub/AS321_Sub.pro73
-rw-r--r--library/SubcircuitLibrary/AS321_Sub/AS321_Sub.sch512
-rw-r--r--library/SubcircuitLibrary/AS321_Sub/AS321_Sub.sub30
-rw-r--r--library/SubcircuitLibrary/AS321_Sub/AS321_Sub_Previous_Values.xml1
-rw-r--r--library/SubcircuitLibrary/AS321_Sub/NPN.lib4
-rw-r--r--library/SubcircuitLibrary/AS321_Sub/PNP.lib4
-rw-r--r--library/SubcircuitLibrary/AS321_Sub/analysis1
10 files changed, 836 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/AS321_Sub/AS321_Sub-cache.lib b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub-cache.lib
new file mode 100644
index 00000000..c3224acc
--- /dev/null
+++ b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub-cache.lib
@@ -0,0 +1,142 @@
+EESchema-LIBRARY Version 2.3
+#encoding utf-8
+#
+# PORT
+#
+DEF PORT U 0 40 Y Y 26 F N
+F0 "U" 50 100 30 H V C CNN
+F1 "PORT" 0 0 30 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
+A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
+S -100 50 100 -50 0 1 0 N
+X ~ 1 250 0 100 L 30 30 1 1 B
+X ~ 2 250 0 100 L 30 30 2 1 B
+X ~ 3 250 0 100 L 30 30 3 1 B
+X ~ 4 250 0 100 L 30 30 4 1 B
+X ~ 5 250 0 100 L 30 30 5 1 B
+X ~ 6 250 0 100 L 30 30 6 1 B
+X ~ 7 250 0 100 L 30 30 7 1 B
+X ~ 8 250 0 100 L 30 30 8 1 B
+X ~ 9 250 0 100 L 30 30 9 1 B
+X ~ 10 250 0 100 L 30 30 10 1 B
+X ~ 11 250 0 100 L 30 30 11 1 B
+X ~ 12 250 0 100 L 30 30 12 1 B
+X ~ 13 250 0 100 L 30 30 13 1 B
+X ~ 14 250 0 100 L 30 30 14 1 B
+X ~ 15 250 0 100 L 30 30 15 1 B
+X ~ 16 250 0 100 L 30 30 16 1 B
+X ~ 17 250 0 100 L 30 30 17 1 B
+X ~ 18 250 0 100 L 30 30 18 1 B
+X ~ 19 250 0 100 L 30 30 19 1 B
+X ~ 20 250 0 100 L 30 30 20 1 B
+X ~ 21 250 0 100 L 30 30 21 1 B
+X ~ 22 250 0 100 L 30 30 22 1 B
+X ~ 23 250 0 100 L 30 30 23 1 B
+X ~ 24 250 0 100 L 30 30 24 1 B
+X ~ 25 250 0 100 L 30 30 25 1 B
+X ~ 26 250 0 100 L 30 30 26 1 B
+ENDDRAW
+ENDDEF
+#
+# dc
+#
+DEF dc I 0 40 Y Y 1 F N
+F0 "I" -200 100 60 H V C CNN
+F1 "dc" -200 -50 60 H V C CNN
+F2 "R1" -300 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+$FPLIST
+ 1_pin
+$ENDFPLIST
+DRAW
+C 0 0 150 0 1 0 N
+P 2 0 1 0 0 -100 0 -100 N
+P 2 0 1 0 0 100 -50 50 N
+P 2 0 1 0 0 100 0 -100 N
+P 2 0 1 0 0 100 50 50 N
+X ~ 1 0 450 300 D 50 50 1 1 P
+X ~ 2 0 -450 300 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_C
+#
+DEF eSim_C C 0 10 N Y 1 F N
+F0 "C" 25 100 50 H V L CNN
+F1 "eSim_C" 25 -100 50 H V L CNN
+F2 "" 38 -150 30 H V C CNN
+F3 "" 0 0 60 H V C CNN
+ALIAS capacitor
+$FPLIST
+ C_*
+$ENDFPLIST
+DRAW
+P 2 0 1 20 -80 -30 80 -30 N
+P 2 0 1 20 -80 30 80 30 N
+X ~ 1 0 150 110 D 40 40 1 1 P
+X ~ 2 0 -150 110 U 40 40 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_NPN
+#
+DEF eSim_NPN Q 0 0 Y N 1 F N
+F0 "Q" -100 50 50 H V R CNN
+F1 "eSim_NPN" -50 150 50 H V R CNN
+F2 "" 200 100 29 H V C CNN
+F3 "" 0 0 60 H V C CNN
+ALIAS BC547 Q2N2222
+DRAW
+C 50 0 111 0 1 10 N
+P 2 0 1 0 25 25 100 100 N
+P 3 0 1 0 25 -25 100 -100 100 -100 N
+P 3 0 1 20 25 75 25 -75 25 -75 N
+P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
+X C 1 100 200 100 D 50 50 1 1 P
+X B 2 -200 0 225 R 50 50 1 1 P
+X E 3 100 -200 100 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_PNP
+#
+DEF eSim_PNP Q 0 0 Y N 1 F N
+F0 "Q" -100 50 50 H V R CNN
+F1 "eSim_PNP" -50 150 50 H V R CNN
+F2 "" 200 100 29 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+C 50 0 111 0 1 10 N
+P 2 0 1 0 25 25 100 100 N
+P 3 0 1 0 25 -25 100 -100 100 -100 N
+P 3 0 1 20 25 75 25 -75 25 -75 N
+P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F
+X C 1 100 200 100 D 50 50 1 1 P
+X B 2 -200 0 225 R 50 50 1 1 P
+X E 3 100 -200 100 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_R
+#
+DEF eSim_R R 0 0 N Y 1 F N
+F0 "R" 50 130 50 H V C CNN
+F1 "eSim_R" 50 -50 50 H V C CNN
+F2 "" 50 -20 30 H V C CNN
+F3 "" 50 50 30 V V C CNN
+ALIAS resistor
+$FPLIST
+ R_*
+ Resistor_*
+$ENDFPLIST
+DRAW
+S 150 10 -50 90 0 1 10 N
+X ~ 1 -100 50 50 R 60 60 1 1 P
+X ~ 2 200 50 50 L 60 60 1 1 P
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.cir b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.cir
new file mode 100644
index 00000000..cdd5dbac
--- /dev/null
+++ b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.cir
@@ -0,0 +1,33 @@
+* C:\FOSSEE\eSim\library\SubcircuitLibrary\AS321_Sub\AS321_Sub.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 07/14/24 17:22:58
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+I1 Net-_I1-Pad1_ Net-_I1-Pad2_ 6uA
+I2 Net-_I1-Pad1_ Net-_I2-Pad2_ 4uA
+I4 Net-_I1-Pad1_ Net-_C1-Pad1_ 100uA
+Q2 Net-_Q2-Pad1_ Net-_Q1-Pad3_ Net-_I1-Pad2_ eSim_PNP
+Q1 Net-_I3-Pad2_ Net-_Q1-Pad2_ Net-_Q1-Pad3_ eSim_PNP
+Q5 Net-_C1-Pad2_ Net-_Q5-Pad2_ Net-_I1-Pad2_ eSim_PNP
+Q6 Net-_I3-Pad2_ Net-_Q6-Pad2_ Net-_Q5-Pad2_ eSim_PNP
+Q3 Net-_Q2-Pad1_ Net-_Q2-Pad1_ Net-_I3-Pad2_ eSim_NPN
+Q4 Net-_C1-Pad2_ Net-_Q2-Pad1_ Net-_I3-Pad2_ eSim_NPN
+Q7 Net-_I3-Pad2_ Net-_C1-Pad2_ Net-_I2-Pad2_ eSim_PNP
+Q8 Net-_I1-Pad1_ Net-_I2-Pad2_ Net-_I3-Pad1_ eSim_NPN
+C1 Net-_C1-Pad1_ Net-_C1-Pad2_ 20pF
+I3 Net-_I3-Pad1_ Net-_I3-Pad2_ 50uA
+Q9 Net-_C1-Pad1_ Net-_I3-Pad1_ Net-_I3-Pad2_ eSim_NPN
+Q10 Net-_C1-Pad1_ Net-_Q10-Pad2_ Net-_I5-Pad1_ eSim_NPN
+I5 Net-_I5-Pad1_ Net-_I3-Pad2_ 50uA
+Q13 Net-_I3-Pad2_ Net-_C1-Pad1_ Net-_I5-Pad1_ eSim_PNP
+R3 Net-_Q10-Pad2_ Net-_I5-Pad1_ 500
+Q11 Net-_I1-Pad1_ Net-_C1-Pad1_ Net-_Q11-Pad3_ eSim_NPN
+Q12 Net-_I1-Pad1_ Net-_Q11-Pad3_ Net-_Q10-Pad2_ eSim_NPN
+R2 Net-_Q1-Pad2_ Net-_I5-Pad1_ 8k
+R1 Net-_R1-Pad1_ Net-_Q1-Pad2_ 2k
+U1 Net-_Q6-Pad2_ Net-_I3-Pad2_ Net-_R1-Pad1_ Net-_I5-Pad1_ Net-_I1-Pad1_ PORT
+
+.end
diff --git a/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.cir.out b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.cir.out
new file mode 100644
index 00000000..e3b8f404
--- /dev/null
+++ b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.cir.out
@@ -0,0 +1,36 @@
+* c:\fossee\esim\library\subcircuitlibrary\as321_sub\as321_sub.cir
+
+.include NPN.lib
+.include PNP.lib
+i1 net-_i1-pad1_ net-_i1-pad2_ 6ua
+i2 net-_i1-pad1_ net-_i2-pad2_ 4ua
+i4 net-_i1-pad1_ net-_c1-pad1_ 100ua
+q2 net-_q2-pad1_ net-_q1-pad3_ net-_i1-pad2_ Q2N2907A
+q1 net-_i3-pad2_ net-_q1-pad2_ net-_q1-pad3_ Q2N2907A
+q5 net-_c1-pad2_ net-_q5-pad2_ net-_i1-pad2_ Q2N2907A
+q6 net-_i3-pad2_ net-_q6-pad2_ net-_q5-pad2_ Q2N2907A
+q3 net-_q2-pad1_ net-_q2-pad1_ net-_i3-pad2_ Q2N2222
+q4 net-_c1-pad2_ net-_q2-pad1_ net-_i3-pad2_ Q2N2222
+q7 net-_i3-pad2_ net-_c1-pad2_ net-_i2-pad2_ Q2N2907A
+q8 net-_i1-pad1_ net-_i2-pad2_ net-_i3-pad1_ Q2N2222
+c1 net-_c1-pad1_ net-_c1-pad2_ 20pf
+i3 net-_i3-pad1_ net-_i3-pad2_ 50ua
+q9 net-_c1-pad1_ net-_i3-pad1_ net-_i3-pad2_ Q2N2222
+q10 net-_c1-pad1_ net-_q10-pad2_ net-_i5-pad1_ Q2N2222
+i5 net-_i5-pad1_ net-_i3-pad2_ 50ua
+q13 net-_i3-pad2_ net-_c1-pad1_ net-_i5-pad1_ Q2N2907A
+r3 net-_q10-pad2_ net-_i5-pad1_ 500
+q11 net-_i1-pad1_ net-_c1-pad1_ net-_q11-pad3_ Q2N2222
+q12 net-_i1-pad1_ net-_q11-pad3_ net-_q10-pad2_ Q2N2222
+r2 net-_q1-pad2_ net-_i5-pad1_ 8k
+r1 net-_r1-pad1_ net-_q1-pad2_ 2k
+* u1 net-_q6-pad2_ net-_i3-pad2_ net-_r1-pad1_ net-_i5-pad1_ net-_i1-pad1_ port
+.tran 0.1e-03 100e-03 0e-00
+
+* Control Statements
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+.endc
+.end
diff --git a/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.pro b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.pro
new file mode 100644
index 00000000..e27a398b
--- /dev/null
+++ b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.pro
@@ -0,0 +1,73 @@
+update=22/05/2015 07:44:53
+version=1
+last_client=kicad
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=
+[eeschema/libraries]
+LibName1=adc-dac
+LibName2=memory
+LibName3=xilinx
+LibName4=microcontrollers
+LibName5=dsp
+LibName6=microchip
+LibName7=analog_switches
+LibName8=motorola
+LibName9=texas
+LibName10=intel
+LibName11=audio
+LibName12=interface
+LibName13=digital-audio
+LibName14=philips
+LibName15=display
+LibName16=cypress
+LibName17=siliconi
+LibName18=opto
+LibName19=atmel
+LibName20=contrib
+LibName21=power
+LibName22=eSim_Plot
+LibName23=transistors
+LibName24=conn
+LibName25=eSim_User
+LibName26=regul
+LibName27=74xx
+LibName28=cmos4000
+LibName29=eSim_Analog
+LibName30=eSim_Devices
+LibName31=eSim_Digital
+LibName32=eSim_Hybrid
+LibName33=eSim_Miscellaneous
+LibName34=eSim_Power
+LibName35=eSim_Sources
+LibName36=eSim_Subckt
+LibName37=eSim_Nghdl
+LibName38=eSim_Ngveri
+LibName39=eSim_SKY130
+LibName40=eSim_SKY130_Subckts
diff --git a/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.sch b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.sch
new file mode 100644
index 00000000..1c690259
--- /dev/null
+++ b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.sch
@@ -0,0 +1,512 @@
+EESchema Schematic File Version 2
+LIBS:adc-dac
+LIBS:memory
+LIBS:xilinx
+LIBS:microcontrollers
+LIBS:dsp
+LIBS:microchip
+LIBS:analog_switches
+LIBS:motorola
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:power
+LIBS:eSim_Plot
+LIBS:transistors
+LIBS:conn
+LIBS:eSim_User
+LIBS:regul
+LIBS:74xx
+LIBS:cmos4000
+LIBS:eSim_Analog
+LIBS:eSim_Devices
+LIBS:eSim_Digital
+LIBS:eSim_Hybrid
+LIBS:eSim_Miscellaneous
+LIBS:eSim_Power
+LIBS:eSim_Sources
+LIBS:eSim_Subckt
+LIBS:eSim_Nghdl
+LIBS:eSim_Ngveri
+LIBS:eSim_SKY130
+LIBS:eSim_SKY130_Subckts
+LIBS:AS321-cache
+EELAYER 25 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L dc I1
+U 1 1 6693BAFF
+P 3850 2600
+F 0 "I1" H 3650 2700 60 0000 C CNN
+F 1 "6uA" H 3650 2550 60 0000 C CNN
+F 2 "R1" H 3550 2600 60 0000 C CNN
+F 3 "" H 3850 2600 60 0000 C CNN
+ 1 3850 2600
+ -1 0 0 -1
+$EndComp
+$Comp
+L dc I2
+U 1 1 6693BB00
+P 6650 2700
+F 0 "I2" H 6450 2800 60 0000 C CNN
+F 1 "4uA" H 6450 2650 60 0000 C CNN
+F 2 "R1" H 6350 2700 60 0000 C CNN
+F 3 "" H 6650 2700 60 0000 C CNN
+ 1 6650 2700
+ 1 0 0 -1
+$EndComp
+$Comp
+L dc I4
+U 1 1 6693BB01
+P 7950 2650
+F 0 "I4" H 7750 2750 60 0000 C CNN
+F 1 "100uA" H 7750 2600 60 0000 C CNN
+F 2 "R1" H 7650 2650 60 0000 C CNN
+F 3 "" H 7950 2650 60 0000 C CNN
+ 1 7950 2650
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_PNP Q2
+U 1 1 6693BB02
+P 3250 4100
+F 0 "Q2" H 3150 4150 50 0000 R CNN
+F 1 "eSim_PNP" H 3200 4250 50 0000 R CNN
+F 2 "" H 3450 4200 29 0000 C CNN
+F 3 "" H 3250 4100 60 0000 C CNN
+ 1 3250 4100
+ 1 0 0 1
+$EndComp
+$Comp
+L eSim_PNP Q1
+U 1 1 6693BB03
+P 2650 4750
+F 0 "Q1" H 2550 4800 50 0000 R CNN
+F 1 "eSim_PNP" H 2600 4900 50 0000 R CNN
+F 2 "" H 2850 4850 29 0000 C CNN
+F 3 "" H 2650 4750 60 0000 C CNN
+ 1 2650 4750
+ 1 0 0 1
+$EndComp
+$Comp
+L eSim_PNP Q5
+U 1 1 6693BB04
+P 4450 4100
+F 0 "Q5" H 4350 4150 50 0000 R CNN
+F 1 "eSim_PNP" H 4400 4250 50 0000 R CNN
+F 2 "" H 4650 4200 29 0000 C CNN
+F 3 "" H 4450 4100 60 0000 C CNN
+ 1 4450 4100
+ -1 0 0 1
+$EndComp
+$Comp
+L eSim_PNP Q6
+U 1 1 6693BB05
+P 5050 4700
+F 0 "Q6" H 4950 4750 50 0000 R CNN
+F 1 "eSim_PNP" H 5000 4850 50 0000 R CNN
+F 2 "" H 5250 4800 29 0000 C CNN
+F 3 "" H 5050 4700 60 0000 C CNN
+ 1 5050 4700
+ -1 0 0 1
+$EndComp
+$Comp
+L eSim_NPN Q3
+U 1 1 6693BB06
+P 3450 5700
+F 0 "Q3" H 3350 5750 50 0000 R CNN
+F 1 "eSim_NPN" H 3400 5850 50 0000 R CNN
+F 2 "" H 3650 5800 29 0000 C CNN
+F 3 "" H 3450 5700 60 0000 C CNN
+ 1 3450 5700
+ -1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q4
+U 1 1 6693BB07
+P 4250 5700
+F 0 "Q4" H 4150 5750 50 0000 R CNN
+F 1 "eSim_NPN" H 4200 5850 50 0000 R CNN
+F 2 "" H 4450 5800 29 0000 C CNN
+F 3 "" H 4250 5700 60 0000 C CNN
+ 1 4250 5700
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_PNP Q7
+U 1 1 6693BB08
+P 6550 5400
+F 0 "Q7" H 6450 5450 50 0000 R CNN
+F 1 "eSim_PNP" H 6500 5550 50 0000 R CNN
+F 2 "" H 6750 5500 29 0000 C CNN
+F 3 "" H 6550 5400 60 0000 C CNN
+ 1 6550 5400
+ 1 0 0 1
+$EndComp
+$Comp
+L eSim_NPN Q8
+U 1 1 6693BB09
+P 7250 4850
+F 0 "Q8" H 7150 4900 50 0000 R CNN
+F 1 "eSim_NPN" H 7200 5000 50 0000 R CNN
+F 2 "" H 7450 4950 29 0000 C CNN
+F 3 "" H 7250 4850 60 0000 C CNN
+ 1 7250 4850
+ 1 0 0 -1
+$EndComp
+$Comp
+L capacitor C1
+U 1 1 6693BB0A
+P 6050 4300
+F 0 "C1" H 6075 4400 50 0000 L CNN
+F 1 "20pF" H 6075 4200 50 0000 L CNN
+F 2 "" H 6088 4150 30 0000 C CNN
+F 3 "" H 6050 4300 60 0000 C CNN
+ 1 6050 4300
+ 1 0 0 -1
+$EndComp
+$Comp
+L dc I3
+U 1 1 6693BB0B
+P 7350 5650
+F 0 "I3" H 7150 5750 60 0000 C CNN
+F 1 "50uA" H 7150 5600 60 0000 C CNN
+F 2 "R1" H 7050 5650 60 0000 C CNN
+F 3 "" H 7350 5650 60 0000 C CNN
+ 1 7350 5650
+ -1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q9
+U 1 1 6693BB0C
+P 7850 5150
+F 0 "Q9" H 7750 5200 50 0000 R CNN
+F 1 "eSim_NPN" H 7800 5300 50 0000 R CNN
+F 2 "" H 8050 5250 29 0000 C CNN
+F 3 "" H 7850 5150 60 0000 C CNN
+ 1 7850 5150
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q10
+U 1 1 6693BB0D
+P 8550 4000
+F 0 "Q10" H 8450 4050 50 0000 R CNN
+F 1 "eSim_NPN" H 8500 4150 50 0000 R CNN
+F 2 "" H 8750 4100 29 0000 C CNN
+F 3 "" H 8550 4000 60 0000 C CNN
+ 1 8550 4000
+ -1 0 0 -1
+$EndComp
+$Comp
+L dc I5
+U 1 1 6693BB0E
+P 8450 5750
+F 0 "I5" H 8250 5850 60 0000 C CNN
+F 1 "50uA" H 8250 5700 60 0000 C CNN
+F 2 "R1" H 8150 5750 60 0000 C CNN
+F 3 "" H 8450 5750 60 0000 C CNN
+ 1 8450 5750
+ -1 0 0 -1
+$EndComp
+$Comp
+L eSim_PNP Q13
+U 1 1 6693BB0F
+P 9250 4800
+F 0 "Q13" H 9150 4850 50 0000 R CNN
+F 1 "eSim_PNP" H 9200 4950 50 0000 R CNN
+F 2 "" H 9450 4900 29 0000 C CNN
+F 3 "" H 9250 4800 60 0000 C CNN
+ 1 9250 4800
+ 1 0 0 1
+$EndComp
+$Comp
+L resistor R3
+U 1 1 6693BB10
+P 9300 4200
+F 0 "R3" H 9350 4330 50 0000 C CNN
+F 1 "500" H 9350 4150 50 0000 C CNN
+F 2 "" H 9350 4180 30 0000 C CNN
+F 3 "" V 9350 4250 30 0000 C CNN
+ 1 9300 4200
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_NPN Q11
+U 1 1 6693BB11
+P 8850 3300
+F 0 "Q11" H 8750 3350 50 0000 R CNN
+F 1 "eSim_NPN" H 8800 3450 50 0000 R CNN
+F 2 "" H 9050 3400 29 0000 C CNN
+F 3 "" H 8850 3300 60 0000 C CNN
+ 1 8850 3300
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q12
+U 1 1 6693BB12
+P 9250 3700
+F 0 "Q12" H 9150 3750 50 0000 R CNN
+F 1 "eSim_NPN" H 9200 3850 50 0000 R CNN
+F 2 "" H 9450 3800 29 0000 C CNN
+F 3 "" H 9250 3700 60 0000 C CNN
+ 1 9250 3700
+ 1 0 0 -1
+$EndComp
+$Comp
+L resistor R2
+U 1 1 6693BB1D
+P 6700 1400
+F 0 "R2" H 6750 1530 50 0000 C CNN
+F 1 "8k" H 6750 1350 50 0000 C CNN
+F 2 "" H 6750 1380 30 0000 C CNN
+F 3 "" V 6750 1450 30 0000 C CNN
+ 1 6700 1400
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 3350 3900 3350 3750
+Wire Wire Line
+ 3350 3750 4350 3750
+Wire Wire Line
+ 4350 3750 4350 3900
+Wire Wire Line
+ 3850 3050 3850 3750
+Connection ~ 3850 3750
+Wire Wire Line
+ 3050 4100 2750 4100
+Wire Wire Line
+ 2750 4100 2750 4550
+Wire Wire Line
+ 4650 4100 4950 4100
+Wire Wire Line
+ 4950 4100 4950 4500
+Wire Wire Line
+ 3350 4300 3350 5500
+Wire Wire Line
+ 4350 4300 4350 5500
+Wire Wire Line
+ 4050 5700 3650 5700
+Wire Wire Line
+ 3350 5900 3350 6300
+Wire Wire Line
+ 4350 5900 4350 6300
+Wire Wire Line
+ 2750 4950 2750 6300
+Wire Wire Line
+ 5250 4700 5550 4700
+Wire Wire Line
+ 5550 4700 5550 5200
+Wire Wire Line
+ 6350 5400 4350 5400
+Connection ~ 4350 5400
+Wire Wire Line
+ 6650 3150 6650 5200
+Wire Wire Line
+ 6650 5600 6650 6300
+Wire Wire Line
+ 2350 6300 9350 6300
+Connection ~ 3350 6300
+Connection ~ 4350 6300
+Wire Wire Line
+ 4950 4900 4950 6300
+Connection ~ 4950 6300
+Wire Wire Line
+ 3850 2150 3850 1850
+Wire Wire Line
+ 3850 1850 9850 1850
+Wire Wire Line
+ 6650 2250 6650 1850
+Connection ~ 6650 1850
+Wire Wire Line
+ 7050 4850 6650 4850
+Connection ~ 6650 4850
+Wire Wire Line
+ 7350 1850 7350 4650
+Connection ~ 7350 1850
+Connection ~ 6650 6300
+Wire Wire Line
+ 6050 5400 6050 4450
+Connection ~ 6050 5400
+Wire Wire Line
+ 6050 3300 6050 4150
+Wire Wire Line
+ 7950 1850 7950 2200
+Connection ~ 7950 1850
+Wire Wire Line
+ 7950 3100 7950 4950
+Wire Wire Line
+ 7350 5200 7350 5050
+Wire Wire Line
+ 7350 6300 7350 6100
+Wire Wire Line
+ 7650 5150 7500 5150
+Wire Wire Line
+ 7500 5150 7500 5100
+Wire Wire Line
+ 7500 5100 7350 5100
+Connection ~ 7350 5100
+Wire Wire Line
+ 7950 6300 7950 5350
+Connection ~ 7350 6300
+Wire Wire Line
+ 8450 4200 8450 5300
+Wire Wire Line
+ 8450 6300 8450 6200
+Connection ~ 7950 6300
+Wire Wire Line
+ 9050 4800 7950 4800
+Connection ~ 7950 4800
+Wire Wire Line
+ 6050 3300 8650 3300
+Connection ~ 7950 3300
+Connection ~ 8450 3300
+Wire Wire Line
+ 8950 1850 8950 3100
+Connection ~ 8950 1850
+Wire Wire Line
+ 8950 3500 8950 3700
+Wire Wire Line
+ 8950 3700 9050 3700
+Wire Wire Line
+ 9350 3900 9350 4100
+Wire Wire Line
+ 9350 4400 9350 4600
+Wire Wire Line
+ 9350 6300 9350 5000
+Connection ~ 8450 6300
+Wire Wire Line
+ 8750 4000 9350 4000
+Connection ~ 9350 4000
+Wire Wire Line
+ 8450 4500 9750 4500
+Connection ~ 8450 4500
+Connection ~ 9350 4500
+Wire Wire Line
+ 8450 3300 8450 3800
+Wire Wire Line
+ 9350 3500 9350 1850
+Connection ~ 9350 1850
+Wire Wire Line
+ 9850 1850 9850 2200
+Wire Wire Line
+ 3850 5700 3850 5400
+Wire Wire Line
+ 3850 5400 3350 5400
+Connection ~ 3350 5400
+Connection ~ 3850 5700
+Connection ~ 2750 6300
+Wire Wire Line
+ 2450 4750 2200 4750
+Wire Wire Line
+ 2350 6300 2350 6600
+Wire Wire Line
+ 2300 4750 2300 1350
+Wire Wire Line
+ 2300 1350 6600 1350
+Connection ~ 2300 4750
+Wire Wire Line
+ 6900 1350 9350 1350
+Wire Wire Line
+ 9350 1350 9350 1050
+Wire Wire Line
+ 9350 1050 10450 1050
+Wire Wire Line
+ 10450 1050 10450 3650
+Wire Wire Line
+ 10450 3650 9550 3650
+Wire Wire Line
+ 9550 3650 9550 4500
+Connection ~ 9550 4500
+$Comp
+L resistor R1
+U 1 1 6693BB1F
+P 2000 4800
+F 0 "R1" H 2050 4930 50 0000 C CNN
+F 1 "2k" H 2050 4750 50 0000 C CNN
+F 2 "" H 2050 4780 30 0000 C CNN
+F 3 "" V 2050 4850 30 0000 C CNN
+ 1 2000 4800
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 5550 5200 1550 5200
+Wire Wire Line
+ 1900 4750 1450 4750
+$Comp
+L PORT U1
+U 1 1 6693C4E1
+P 1300 5200
+F 0 "U1" H 1350 5300 30 0000 C CNN
+F 1 "PORT" H 1300 5200 30 0000 C CNN
+F 2 "" H 1300 5200 60 0000 C CNN
+F 3 "" H 1300 5200 60 0000 C CNN
+ 1 1300 5200
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 2 1 6693C574
+P 2100 6600
+F 0 "U1" H 2150 6700 30 0000 C CNN
+F 1 "PORT" H 2100 6600 30 0000 C CNN
+F 2 "" H 2100 6600 60 0000 C CNN
+F 3 "" H 2100 6600 60 0000 C CNN
+ 2 2100 6600
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 3 1 6693C657
+P 1200 4750
+F 0 "U1" H 1250 4850 30 0000 C CNN
+F 1 "PORT" H 1200 4750 30 0000 C CNN
+F 2 "" H 1200 4750 60 0000 C CNN
+F 3 "" H 1200 4750 60 0000 C CNN
+ 3 1200 4750
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 4 1 6693C710
+P 9750 4750
+F 0 "U1" H 9800 4850 30 0000 C CNN
+F 1 "PORT" H 9750 4750 30 0000 C CNN
+F 2 "" H 9750 4750 60 0000 C CNN
+F 3 "" H 9750 4750 60 0000 C CNN
+ 4 9750 4750
+ 0 -1 -1 0
+$EndComp
+$Comp
+L PORT U1
+U 5 1 6693C78B
+P 9850 2450
+F 0 "U1" H 9900 2550 30 0000 C CNN
+F 1 "PORT" H 9850 2450 30 0000 C CNN
+F 2 "" H 9850 2450 60 0000 C CNN
+F 3 "" H 9850 2450 60 0000 C CNN
+ 5 9850 2450
+ 0 -1 -1 0
+$EndComp
+$EndSCHEMATC
diff --git a/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.sub b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.sub
new file mode 100644
index 00000000..ffab8334
--- /dev/null
+++ b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub.sub
@@ -0,0 +1,30 @@
+* Subcircuit AS321_Sub
+.subckt AS321_Sub net-_q6-pad2_ net-_i3-pad2_ net-_r1-pad1_ net-_i5-pad1_ net-_i1-pad1_
+* c:\fossee\esim\library\subcircuitlibrary\as321_sub\as321_sub.cir
+.include NPN.lib
+.include PNP.lib
+i1 net-_i1-pad1_ net-_i1-pad2_ 6ua
+i2 net-_i1-pad1_ net-_i2-pad2_ 4ua
+i4 net-_i1-pad1_ net-_c1-pad1_ 100ua
+q2 net-_q2-pad1_ net-_q1-pad3_ net-_i1-pad2_ Q2N2907A
+q1 net-_i3-pad2_ net-_q1-pad2_ net-_q1-pad3_ Q2N2907A
+q5 net-_c1-pad2_ net-_q5-pad2_ net-_i1-pad2_ Q2N2907A
+q6 net-_i3-pad2_ net-_q6-pad2_ net-_q5-pad2_ Q2N2907A
+q3 net-_q2-pad1_ net-_q2-pad1_ net-_i3-pad2_ Q2N2222
+q4 net-_c1-pad2_ net-_q2-pad1_ net-_i3-pad2_ Q2N2222
+q7 net-_i3-pad2_ net-_c1-pad2_ net-_i2-pad2_ Q2N2907A
+q8 net-_i1-pad1_ net-_i2-pad2_ net-_i3-pad1_ Q2N2222
+c1 net-_c1-pad1_ net-_c1-pad2_ 20pf
+i3 net-_i3-pad1_ net-_i3-pad2_ 50ua
+q9 net-_c1-pad1_ net-_i3-pad1_ net-_i3-pad2_ Q2N2222
+q10 net-_c1-pad1_ net-_q10-pad2_ net-_i5-pad1_ Q2N2222
+i5 net-_i5-pad1_ net-_i3-pad2_ 50ua
+q13 net-_i3-pad2_ net-_c1-pad1_ net-_i5-pad1_ Q2N2907A
+r3 net-_q10-pad2_ net-_i5-pad1_ 500
+q11 net-_i1-pad1_ net-_c1-pad1_ net-_q11-pad3_ Q2N2222
+q12 net-_i1-pad1_ net-_q11-pad3_ net-_q10-pad2_ Q2N2222
+r2 net-_q1-pad2_ net-_i5-pad1_ 8k
+r1 net-_r1-pad1_ net-_q1-pad2_ 2k
+* Control Statements
+
+.ends AS321_Sub \ No newline at end of file
diff --git a/library/SubcircuitLibrary/AS321_Sub/AS321_Sub_Previous_Values.xml b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub_Previous_Values.xml
new file mode 100644
index 00000000..e129004c
--- /dev/null
+++ b/library/SubcircuitLibrary/AS321_Sub/AS321_Sub_Previous_Values.xml
@@ -0,0 +1 @@
+<KicadtoNgspice><source><i1 name="Source type">6ua</i1><i2 name="Source type">4ua</i2><i4 name="Source type">100ua</i4><i3 name="Source type">50ua</i3><i5 name="Source type">50ua</i5></source><model /><devicemodel><q2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q2><q1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q1><q5><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q5><q6><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q6><q3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q3><q4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q4><q7><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q7><q8><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q8><q9><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q9><q10><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q10><q13><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q13><q11><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q11><q12><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q12></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time">0</field1><field2 name="Step Time">0.1</field2><field3 name="Stop Time">100</field3><field4 name="Start Combo">sec</field4><field5 name="Step Combo">ms</field5><field6 name="Stop Combo">ms</field6></tran></analysis></KicadtoNgspice> \ No newline at end of file
diff --git a/library/SubcircuitLibrary/AS321_Sub/NPN.lib b/library/SubcircuitLibrary/AS321_Sub/NPN.lib
new file mode 100644
index 00000000..be5f3073
--- /dev/null
+++ b/library/SubcircuitLibrary/AS321_Sub/NPN.lib
@@ -0,0 +1,4 @@
+.model Q2N2222 NPN( Is=14.34f Xti=3 Eg=1.11 Vaf=74.03 Bf=400 Ne=1.307
++ Ise=14.34f Ikf=0.2847 Xtb=1.5 Br=6.092 Nc=2 Isc=0 Ikr=0 Rc=1 Cjc=7.306p
++ Mjc=0.3416 Vjc=0.75 Fc=0.5 Cje=22.01p Mje=0.377 Vje=0.75 Tr=46.91n Tf=411.1p
++ Itf=0.6 Vtf=1.7 Xtf=3 Rb=10)
diff --git a/library/SubcircuitLibrary/AS321_Sub/PNP.lib b/library/SubcircuitLibrary/AS321_Sub/PNP.lib
new file mode 100644
index 00000000..7edda0ea
--- /dev/null
+++ b/library/SubcircuitLibrary/AS321_Sub/PNP.lib
@@ -0,0 +1,4 @@
+.model Q2N2907A PNP(Is=650.6E-18 Xti=3 Eg=1.11 Vaf=115.7 Bf=231.7 Ne=1.829
++ Ise=54.81f Ikf=1.079 Xtb=1.5 Br=3.563 Nc=2 Isc=0 Ikr=0 Rc=.715
++ Cjc=14.76p Mjc=.5383 Vjc=.75 Fc=.5 Cje=19.82p Mje=.3357 Vje=.75
++ Tr=111.3n Tf=603.7p Itf=.65 Vtf=5 Xtf=1.7 Rb=10)
diff --git a/library/SubcircuitLibrary/AS321_Sub/analysis b/library/SubcircuitLibrary/AS321_Sub/analysis
new file mode 100644
index 00000000..402d01b4
--- /dev/null
+++ b/library/SubcircuitLibrary/AS321_Sub/analysis
@@ -0,0 +1 @@
+.tran 0.1e-03 100e-03 0e-00 \ No newline at end of file