summaryrefslogtreecommitdiff
path: root/FullwaveRectifier_SCR/D.lib
diff options
context:
space:
mode:
authorfahimkhan2016-03-14 16:37:03 +0530
committerfahimkhan2016-03-14 16:37:03 +0530
commit0767e64446641553c7c08c77b53d4817599c4ae1 (patch)
treeccc60cf033e7d1f56fe52633462c9e659de8af1d /FullwaveRectifier_SCR/D.lib
parent9182fa7645ca28bd5d2d8401c2e2f03c39943f92 (diff)
downloadeSim-Examples-0767e64446641553c7c08c77b53d4817599c4ae1.tar.gz
eSim-Examples-0767e64446641553c7c08c77b53d4817599c4ae1.tar.bz2
eSim-Examples-0767e64446641553c7c08c77b53d4817599c4ae1.zip
Adding all available eSim examples
Diffstat (limited to 'FullwaveRectifier_SCR/D.lib')
-rwxr-xr-xFullwaveRectifier_SCR/D.lib20
1 files changed, 20 insertions, 0 deletions
diff --git a/FullwaveRectifier_SCR/D.lib b/FullwaveRectifier_SCR/D.lib
new file mode 100755
index 0000000..ef18bb5
--- /dev/null
+++ b/FullwaveRectifier_SCR/D.lib
@@ -0,0 +1,20 @@
+.MODEL D1N750 D(
++ Vj=.75
++ Nbvl=14.976
++ Cjo=175p
++ Rs=.25
++ Isr=1.859n
++ Eg=1.11
++ M=.5516
++ Nbv=1.6989
++ N=1
++ Tbv1=-21.277u
++ Bv=8.1
++ Fc=.5
++ Ikf=0
++ Nr=2
++ Ibv=20.245m
++ Is=880.5E-18
++ Xti=3
++ Ibvl=1.9556m
+) \ No newline at end of file