blob: 4c25a38fa47cfaef73e20b8fb8bedc3219ac8f14 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
|
EESchema Schematic File Version 4
LIBS:cmos_nand_dlatch-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L pspice:0 #GND01
U 1 1 5B1AEE1C
P 1400 3800
F 0 "#GND01" H 1400 3700 50 0001 C CNN
F 1 "0" H 1400 3887 50 0000 C CNN
F 2 "" H 1400 3800 50 0001 C CNN
F 3 "" H 1400 3800 50 0001 C CNN
1 1400 3800
1 0 0 -1
$EndComp
$Comp
L pspice:VSOURCE V1
U 1 1 5B1AEF25
P 1400 3050
F 0 "V1" H 1828 3096 50 0000 L CNN
F 1 "dc 0 pulse(0 3.3 0 0 0 100m 200m)" H 1828 3005 50 0000 L CNN
F 2 "" H 1400 3050 50 0001 C CNN
F 3 "" H 1400 3050 50 0001 C CNN
F 4 "V" H 1400 3050 50 0001 C CNN "Spice_Primitive"
F 5 "dc 0 pulse(0 3.3 0 0 0 100m 200m)" H 1400 3050 50 0001 C CNN "Spice_Model"
F 6 "Y" H 1400 3050 50 0001 C CNN "Spice_Netlist_Enabled"
1 1400 3050
1 0 0 -1
$EndComp
Text GLabel 4200 3300 0 50 Input ~ 0
D
$Comp
L pspice:VSOURCE V2
U 1 1 5B1B81D1
P 10200 3800
F 0 "V2" H 10628 3846 50 0000 L CNN
F 1 "3.3" H 10628 3755 50 0000 L CNN
F 2 "" H 10200 3800 50 0001 C CNN
F 3 "" H 10200 3800 50 0001 C CNN
1 10200 3800
1 0 0 -1
$EndComp
$Comp
L power:VDD #PWR01
U 1 1 5B1B83AE
P 10200 3100
F 0 "#PWR01" H 10200 2950 50 0001 C CNN
F 1 "VDD" H 10217 3273 50 0000 C CNN
F 2 "" H 10200 3100 50 0001 C CNN
F 3 "" H 10200 3100 50 0001 C CNN
1 10200 3100
1 0 0 -1
$EndComp
$Comp
L power:VDD #PWR02
U 1 1 5B1B83E5
P 6400 3100
F 0 "#PWR02" H 6400 2950 50 0001 C CNN
F 1 "VDD" H 6417 3273 50 0000 C CNN
F 2 "" H 6400 3100 50 0001 C CNN
F 3 "" H 6400 3100 50 0001 C CNN
1 6400 3100
1 0 0 -1
$EndComp
Text Notes 1000 1100 0 80 ~ 0
A Gated D Latch\n\nfrom https://en.wikipedia.org/wiki/Flip-flop_(electronics)#Gated_D_latch
Text Notes 6550 1450 0 50 ~ 0
.tran 1m 400m
Text Notes 9900 4850 0 50 ~ 0
Supply voltage
Text Notes 1000 1600 0 50 ~ 0
Notes:\n\n1. the dotted section implements a D-latch\n2. Run the simulation and plot V(D), V(E), V(Q), V(nQ)\n3. You can also export a SPICE netlist and run in ngspice
Text GLabel 1500 2250 2 50 Output ~ 0
D
Text GLabel 1500 4200 2 50 Output ~ 0
E
$Comp
L pspice:0 #GND04
U 1 1 5B24BFD8
P 10200 4500
F 0 "#GND04" H 10200 4400 50 0001 C CNN
F 1 "0" H 10200 4587 50 0000 C CNN
F 2 "" H 10200 4500 50 0001 C CNN
F 3 "" H 10200 4500 50 0001 C CNN
1 10200 4500
1 0 0 -1
$EndComp
Wire Wire Line
1400 2250 1500 2250
$Comp
L pspice:0 #GND02
U 1 1 5B24F37F
P 1400 5750
F 0 "#GND02" H 1400 5650 50 0001 C CNN
F 1 "0" H 1400 5837 50 0000 C CNN
F 2 "" H 1400 5750 50 0001 C CNN
F 3 "" H 1400 5750 50 0001 C CNN
1 1400 5750
1 0 0 -1
$EndComp
$Comp
L pspice:VSOURCE V3
U 1 1 5B24F388
P 1400 5000
F 0 "V3" H 1828 5046 50 0000 L CNN
F 1 "dc 0 pulse(0 3.3 25m 0 0 50m 100m)" H 1828 4955 50 0000 L CNN
F 2 "" H 1400 5000 50 0001 C CNN
F 3 "" H 1400 5000 50 0001 C CNN
F 4 "V" H 1400 5000 50 0001 C CNN "Spice_Primitive"
F 5 "dc 0 pulse(0 3.3 25m 0 0 50m 100m)" H 1400 5000 50 0001 C CNN "Spice_Model"
F 6 "Y" H 1400 5000 50 0001 C CNN "Spice_Netlist_Enabled"
1 1400 5000
1 0 0 -1
$EndComp
Wire Wire Line
1400 4200 1500 4200
Text Notes 1150 6050 0 50 ~ 0
Test input signals
Text Notes 6550 2000 0 50 ~ 0
.control\nrun\nplot v(D)+15 v(E)+10 v(Q)+5 v(nQ)\n.endc
$Comp
L sim_logic:CMOS_NAND X1
U 1 1 5B25203E
P 6200 3500
F 0 "X1" H 6400 3228 50 0000 C CNN
F 1 "CMOS_NAND" H 6400 3137 50 0000 C CNN
F 2 "" H 6200 3500 50 0001 C CNN
F 3 "" H 6200 3500 50 0001 C CNN
F 4 "X" H 6200 3500 50 0001 C CNN "Spice_Primitive"
F 5 "NAND" H 6200 3500 50 0001 C CNN "Spice_Model"
F 6 "Y" H 6200 3500 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "../libs/spice_models.lib" H 6200 3500 50 0001 C CNN "Spice_Lib_File"
1 6200 3500
1 0 0 -1
$EndComp
Text GLabel 7400 3500 0 50 BiDi ~ 0
Q
$Comp
L pspice:0 #GND03
U 1 1 5B2526F1
P 7750 3950
F 0 "#GND03" H 7750 3850 50 0001 C CNN
F 1 "0" H 7750 4037 50 0000 C CNN
F 2 "" H 7750 3950 50 0001 C CNN
F 3 "" H 7750 3950 50 0001 C CNN
1 7750 3950
1 0 0 -1
$EndComp
Wire Wire Line
7750 3800 7750 3950
$Comp
L power:VDD #PWR03
U 1 1 5B253303
P 5100 3000
F 0 "#PWR03" H 5100 2850 50 0001 C CNN
F 1 "VDD" H 5117 3173 50 0000 C CNN
F 2 "" H 5100 3000 50 0001 C CNN
F 3 "" H 5100 3000 50 0001 C CNN
1 5100 3000
1 0 0 -1
$EndComp
$Comp
L sim_logic:CMOS_NAND X2
U 1 1 5B25330D
P 4900 3400
F 0 "X2" H 5100 3128 50 0000 C CNN
F 1 "CMOS_NAND" H 5100 3037 50 0000 C CNN
F 2 "" H 4900 3400 50 0001 C CNN
F 3 "" H 4900 3400 50 0001 C CNN
F 4 "X" H 4900 3400 50 0001 C CNN "Spice_Primitive"
F 5 "NAND" H 4900 3400 50 0001 C CNN "Spice_Model"
F 6 "Y" H 4900 3400 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "../libs/spice_models.lib" H 4900 3400 50 0001 C CNN "Spice_Lib_File"
1 4900 3400
1 0 0 -1
$EndComp
$Comp
L power:VDD #PWR04
U 1 1 5B2533AE
P 5100 4400
F 0 "#PWR04" H 5100 4250 50 0001 C CNN
F 1 "VDD" H 5117 4573 50 0000 C CNN
F 2 "" H 5100 4400 50 0001 C CNN
F 3 "" H 5100 4400 50 0001 C CNN
1 5100 4400
1 0 0 -1
$EndComp
$Comp
L sim_logic:CMOS_NAND X3
U 1 1 5B2533B8
P 4900 4800
F 0 "X3" H 5100 4528 50 0000 C CNN
F 1 "CMOS_NAND" H 5100 4437 50 0000 C CNN
F 2 "" H 4900 4800 50 0001 C CNN
F 3 "" H 4900 4800 50 0001 C CNN
F 4 "X" H 4900 4800 50 0001 C CNN "Spice_Primitive"
F 5 "NAND" H 4900 4800 50 0001 C CNN "Spice_Model"
F 6 "Y" H 4900 4800 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "../libs/spice_models.lib" H 4900 4800 50 0001 C CNN "Spice_Lib_File"
1 4900 4800
1 0 0 -1
$EndComp
$Comp
L power:VDD #PWR05
U 1 1 5B25340B
P 6400 4300
F 0 "#PWR05" H 6400 4150 50 0001 C CNN
F 1 "VDD" H 6417 4473 50 0000 C CNN
F 2 "" H 6400 4300 50 0001 C CNN
F 3 "" H 6400 4300 50 0001 C CNN
1 6400 4300
1 0 0 -1
$EndComp
$Comp
L sim_logic:CMOS_NAND X4
U 1 1 5B253415
P 6200 4700
F 0 "X4" H 6400 4428 50 0000 C CNN
F 1 "CMOS_NAND" H 6400 4337 50 0000 C CNN
F 2 "" H 6200 4700 50 0001 C CNN
F 3 "" H 6200 4700 50 0001 C CNN
F 4 "X" H 6200 4700 50 0001 C CNN "Spice_Primitive"
F 5 "NAND" H 6200 4700 50 0001 C CNN "Spice_Model"
F 6 "Y" H 6200 4700 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "../libs/spice_models.lib" H 6200 4700 50 0001 C CNN "Spice_Lib_File"
1 6200 4700
1 0 0 -1
$EndComp
Text GLabel 4250 4900 0 50 Input ~ 0
E
Wire Wire Line
4200 3300 4700 3300
Wire Wire Line
4700 3500 4400 3500
Wire Wire Line
4400 3500 4400 4900
Wire Wire Line
4400 4900 4700 4900
Wire Wire Line
6000 3400 5550 3400
Wire Wire Line
6000 4800 5500 4800
Wire Wire Line
6000 3600 5900 3600
Wire Wire Line
5900 3600 5900 3900
Wire Wire Line
5900 3900 6950 4150
Wire Wire Line
6950 4150 6950 4700
Wire Wire Line
6950 4700 6800 4700
Wire Wire Line
6800 3500 6950 3500
Wire Wire Line
6950 3500 6950 3900
Wire Wire Line
6950 3900 5900 4150
Wire Wire Line
5900 4150 5900 4600
Wire Wire Line
5900 4600 6000 4600
Wire Wire Line
4700 4700 4600 4700
Wire Wire Line
4600 4700 4600 4150
Wire Wire Line
5500 3400 5550 3400
Connection ~ 5550 3400
Wire Wire Line
5550 3400 5550 3900
Wire Wire Line
4600 4150 5550 3900
Connection ~ 6950 3500
Wire Wire Line
7750 4700 6950 4700
Text GLabel 7450 4700 0 50 BiDi ~ 0
nQ
$Comp
L pspice:0 #GND05
U 1 1 5B2549A0
P 7750 5150
F 0 "#GND05" H 7750 5050 50 0001 C CNN
F 1 "0" H 7750 5237 50 0000 C CNN
F 2 "" H 7750 5150 50 0001 C CNN
F 3 "" H 7750 5150 50 0001 C CNN
1 7750 5150
1 0 0 -1
$EndComp
Wire Wire Line
7750 5000 7750 5150
Wire Notes Line
4300 5250 7200 5250
Wire Notes Line
7200 5250 7200 2700
Wire Notes Line
7200 2700 4300 2700
Wire Notes Line
4300 2700 4300 5250
Connection ~ 6950 4700
Connection ~ 4400 4900
Wire Wire Line
4400 4900 4250 4900
Text GLabel 5800 3400 0 50 UnSpc ~ 0
1
Text GLabel 5750 4800 0 50 UnSpc ~ 0
2
Wire Wire Line
1400 2250 1400 2750
Wire Wire Line
1400 3350 1400 3800
Wire Wire Line
1400 4200 1400 4700
Wire Wire Line
1400 5300 1400 5750
Wire Wire Line
10200 3500 10200 3100
Wire Wire Line
10200 4100 10200 4500
$Comp
L Device:R R2
U 1 1 5B326075
P 8100 3500
F 0 "R2" V 7893 3500 50 0000 C CNN
F 1 "10meg" V 7984 3500 50 0000 C CNN
F 2 "" V 8030 3500 50 0001 C CNN
F 3 "~" H 8100 3500 50 0001 C CNN
1 8100 3500
0 1 1 0
$EndComp
Wire Wire Line
6950 3500 7950 3500
Wire Wire Line
8250 3500 8250 3800
Wire Wire Line
8250 3800 7750 3800
$Comp
L Device:R R1
U 1 1 5B326C92
P 7750 4850
F 0 "R1" H 7680 4804 50 0000 R CNN
F 1 "10meg" H 7680 4895 50 0000 R CNN
F 2 "" V 7680 4850 50 0001 C CNN
F 3 "~" H 7750 4850 50 0001 C CNN
1 7750 4850
-1 0 0 1
$EndComp
$EndSCHEMATC
|
