summaryrefslogtreecommitdiff
path: root/digital ciruits/JK_FLL_SUB/JK_FLL_SUB.sch
blob: 9a87a0b5edbf9005bc9783898f8ddf35da95368e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
EESchema Schematic File Version 4
LIBS:JK_FLL_SUB-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L basic_gates:jkff X1
U 1 1 5B2A00A5
P 5500 3950
F 0 "X1" H 5500 3578 50  0000 C CNN
F 1 "jkff" H 5500 3487 50  0000 C CNN
F 2 "" H 5500 3950 50  0001 C CNN
F 3 "" H 5500 3950 50  0001 C CNN
F 4 "X" H 5500 3950 50  0001 C CNN "Spice_Primitive"
F 5 "JKFLIPFLOP" H 5500 3950 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5500 3950 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/akshay/kicad_examples/masterslave_jkff/masterslave_jkff.sub" H 5500 3950 50  0001 C CNN "Spice_Lib_File"
	1    5500 3950
	1    0    0    -1  
$EndComp
Text GLabel 4450 3750 0    50   Input ~ 0
j
Text GLabel 3700 3400 0    50   Input ~ 0
clk
Text GLabel 4450 4150 0    50   Input ~ 0
k
Text GLabel 5400 3250 0    50   Input ~ 0
vdd
Wire Wire Line
	5500 3600 5500 3250
Wire Wire Line
	5500 3250 5400 3250
$Comp
L pspice:VSOURCE V1
U 1 1 5B2A08D7
P 2950 3800
F 0 "V1" H 3178 3846 50  0000 L CNN
F 1 "VSOURCE" H 3178 3755 50  0000 L CNN
F 2 "" H 2950 3800 50  0001 C CNN
F 3 "" H 2950 3800 50  0001 C CNN
F 4 "V" H 2950 3800 50  0001 C CNN "Spice_Primitive"
F 5 "dc 3.3" H 2950 3800 50  0001 C CNN "Spice_Model"
F 6 "Y" H 2950 3800 50  0001 C CNN "Spice_Netlist_Enabled"
	1    2950 3800
	1    0    0    -1  
$EndComp
Text GLabel 2900 3200 0    50   Input ~ 0
j
$Comp
L power:GND #PWR01
U 1 1 5B2A093F
P 2950 4250
F 0 "#PWR01" H 2950 4000 50  0001 C CNN
F 1 "GND" H 2955 4077 50  0000 C CNN
F 2 "" H 2950 4250 50  0001 C CNN
F 3 "" H 2950 4250 50  0001 C CNN
	1    2950 4250
	1    0    0    -1  
$EndComp
$Comp
L pspice:VSOURCE V2
U 1 1 5B2A0956
P 3700 5100
F 0 "V2" H 3928 5146 50  0000 L CNN
F 1 "VSOURCE" H 3928 5055 50  0000 L CNN
F 2 "" H 3700 5100 50  0001 C CNN
F 3 "" H 3700 5100 50  0001 C CNN
F 4 "V" H 3700 5100 50  0001 C CNN "Spice_Primitive"
F 5 "dc 0 pwl(0 0 5m 0 5.005m 3.3 10m 3.3 10.005m 0 15m 0 15.005m 3.3 20m 3.3 20.005m 0 25m 0 25.005m 3.3 30m 3.3 30.005m 0 35m 0 35.005m 3.3 40m 3.3 40.005m 0 45m 0 45.005m 3.3 50m 3.3)" H 3700 5100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3700 5100 50  0001 C CNN "Spice_Netlist_Enabled"
	1    3700 5100
	1    0    0    -1  
$EndComp
Text GLabel 3650 4500 0    50   Input ~ 0
clk
$Comp
L power:GND #PWR02
U 1 1 5B2A09B2
P 3700 5550
F 0 "#PWR02" H 3700 5300 50  0001 C CNN
F 1 "GND" H 3705 5377 50  0000 C CNN
F 2 "" H 3700 5550 50  0001 C CNN
F 3 "" H 3700 5550 50  0001 C CNN
	1    3700 5550
	1    0    0    -1  
$EndComp
$Comp
L pspice:VSOURCE V3
U 1 1 5B2A09CC
P 5600 5200
F 0 "V3" H 5828 5246 50  0000 L CNN
F 1 "VSOURCE" H 5828 5155 50  0000 L CNN
F 2 "" H 5600 5200 50  0001 C CNN
F 3 "" H 5600 5200 50  0001 C CNN
F 4 "V" H 5600 5200 50  0001 C CNN "Spice_Primitive"
F 5 "dc 3.3" H 5600 5200 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5600 5200 50  0001 C CNN "Spice_Netlist_Enabled"
	1    5600 5200
	1    0    0    -1  
$EndComp
Text GLabel 5600 4650 0    50   Input ~ 0
k
$Comp
L power:GND #PWR03
U 1 1 5B2A0A2A
P 5600 5650
F 0 "#PWR03" H 5600 5400 50  0001 C CNN
F 1 "GND" H 5605 5477 50  0000 C CNN
F 2 "" H 5600 5650 50  0001 C CNN
F 3 "" H 5600 5650 50  0001 C CNN
	1    5600 5650
	1    0    0    -1  
$EndComp
Text GLabel 6850 4650 0    50   Input ~ 0
vdd
$Comp
L pspice:VSOURCE V4
U 1 1 5B2A0A5B
P 6900 5150
F 0 "V4" H 7128 5196 50  0000 L CNN
F 1 "VSOURCE" H 7128 5105 50  0000 L CNN
F 2 "" H 6900 5150 50  0001 C CNN
F 3 "" H 6900 5150 50  0001 C CNN
F 4 "V" H 6900 5150 50  0001 C CNN "Spice_Primitive"
F 5 "dc 3.3" H 6900 5150 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6900 5150 50  0001 C CNN "Spice_Netlist_Enabled"
	1    6900 5150
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR04
U 1 1 5B2A0AB6
P 6900 5600
F 0 "#PWR04" H 6900 5350 50  0001 C CNN
F 1 "GND" H 6905 5427 50  0000 C CNN
F 2 "" H 6900 5600 50  0001 C CNN
F 3 "" H 6900 5600 50  0001 C CNN
	1    6900 5600
	1    0    0    -1  
$EndComp
Wire Wire Line
	6850 4650 6900 4650
Wire Wire Line
	6900 4650 6900 4850
Wire Wire Line
	6900 5450 6900 5600
Wire Wire Line
	5600 5500 5600 5650
Wire Wire Line
	5600 4900 5600 4650
Wire Wire Line
	3650 4500 3700 4500
Wire Wire Line
	3700 4500 3700 4800
Wire Wire Line
	3700 5400 3700 5550
Wire Wire Line
	2950 4100 2950 4250
Wire Wire Line
	2950 3500 2950 3200
Wire Wire Line
	2950 3200 2900 3200
Text Notes 7900 4750 0    50   ~ 0
.tran .25m 30m
$Comp
L Device:R R1
U 1 1 5B2D9D54
P 7150 3200
F 0 "R1" V 6943 3200 50  0000 C CNN
F 1 "10meg" V 7034 3200 50  0000 C CNN
F 2 "" V 7080 3200 50  0001 C CNN
F 3 "~" H 7150 3200 50  0001 C CNN
	1    7150 3200
	0    1    1    0   
$EndComp
$Comp
L power:GND #PWR05
U 1 1 5B2D9F98
P 7500 3200
F 0 "#PWR05" H 7500 2950 50  0001 C CNN
F 1 "GND" H 7505 3027 50  0000 C CNN
F 2 "" H 7500 3200 50  0001 C CNN
F 3 "" H 7500 3200 50  0001 C CNN
	1    7500 3200
	1    0    0    -1  
$EndComp
Wire Wire Line
	7500 3200 7300 3200
Text GLabel 6700 3300 0    50   Output ~ 0
q0
Wire Wire Line
	6700 3300 6950 3300
Wire Wire Line
	7000 3300 7000 3200
Wire Wire Line
	4450 3750 5050 3750
Wire Wire Line
	4450 4150 5050 4150
Wire Wire Line
	6950 3800 6950 3300
Wire Wire Line
	5950 3800 6950 3800
Connection ~ 6950 3300
Wire Wire Line
	6950 3300 7000 3300
Wire Wire Line
	3700 3400 3900 3400
Wire Wire Line
	3900 3400 3900 3100
Wire Wire Line
	4700 3100 4700 3650
Wire Wire Line
	4700 3650 3900 3650
Wire Wire Line
	3900 3650 3900 3950
Wire Wire Line
	3900 3950 5050 3950
Wire Wire Line
	3900 3100 4700 3100
$Comp
L Device:R R2
U 1 1 5B2B6E7D
P 7250 4200
F 0 "R2" V 7043 4200 50  0000 C CNN
F 1 "10meg" V 7134 4200 50  0000 C CNN
F 2 "" V 7180 4200 50  0001 C CNN
F 3 "~" H 7250 4200 50  0001 C CNN
	1    7250 4200
	0    1    1    0   
$EndComp
$Comp
L power:GND #PWR0101
U 1 1 5B2B6EB2
P 7550 4200
F 0 "#PWR0101" H 7550 3950 50  0001 C CNN
F 1 "GND" H 7555 4027 50  0000 C CNN
F 2 "" H 7550 4200 50  0001 C CNN
F 3 "" H 7550 4200 50  0001 C CNN
	1    7550 4200
	1    0    0    -1  
$EndComp
Wire Wire Line
	7550 4200 7400 4200
Wire Wire Line
	7100 4200 6950 4200
Wire Wire Line
	5950 4200 5950 4150
Text GLabel 6800 4050 0    50   Output ~ 0
q1
Wire Wire Line
	6800 4050 6950 4050
Wire Wire Line
	6950 4050 6950 4200
Connection ~ 6950 4200
Wire Wire Line
	6950 4200 5950 4200
$EndSCHEMATC