diff options
author | Prashant S | 2020-04-14 10:25:32 +0530 |
---|---|---|
committer | GitHub | 2020-04-14 10:25:32 +0530 |
commit | 06b09e7d29d252fb2f5a056eeb8bd1264ff6a333 (patch) | |
tree | 2b1df110e24ff0174830d7f825f43ff1c134d1af /Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani | |
parent | abb52650288b08a680335531742a7126ad0fb846 (diff) | |
parent | 476705d693c7122d34f9b049fa79b935405c9b49 (diff) | |
download | all-scilab-tbc-books-ipynb-master.tar.gz all-scilab-tbc-books-ipynb-master.tar.bz2 all-scilab-tbc-books-ipynb-master.zip |
Initial commit
Diffstat (limited to 'Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani')
15 files changed, 480 insertions, 0 deletions
diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/10-Cycloconverters.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/10-Cycloconverters.ipynb new file mode 100644 index 0000000..df33ff0 --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/10-Cycloconverters.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 10: Cycloconverters" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/11-A_C_Regulators.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/11-A_C_Regulators.ipynb new file mode 100644 index 0000000..bf68e59 --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/11-A_C_Regulators.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 11: A C Regulators" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/12-Resonant_Convertors.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/12-Resonant_Convertors.ipynb new file mode 100644 index 0000000..d49f98e --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/12-Resonant_Convertors.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 12: Resonant Convertors" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/13-Protection_and_Cooling_of_Power_Switching_Devices.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/13-Protection_and_Cooling_of_Power_Switching_Devices.ipynb new file mode 100644 index 0000000..081b7dc --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/13-Protection_and_Cooling_of_Power_Switching_Devices.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 13: Protection and Cooling of Power Switching Devices" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/14-Control_of_D_C_Drives.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/14-Control_of_D_C_Drives.ipynb new file mode 100644 index 0000000..ac8dcc7 --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/14-Control_of_D_C_Drives.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 14: Control of D C Drives" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/15-Control_of_A_C_Drives.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/15-Control_of_A_C_Drives.ipynb new file mode 100644 index 0000000..fa5f793 --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/15-Control_of_A_C_Drives.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 15: Control of A C Drives" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/16-Power_Electronic_Applications.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/16-Power_Electronic_Applications.ipynb new file mode 100644 index 0000000..824023b --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/16-Power_Electronic_Applications.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 16: Power Electronic Applications" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/2-Thyristors_Principles_and_Characteristics.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/2-Thyristors_Principles_and_Characteristics.ipynb new file mode 100644 index 0000000..1da57da --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/2-Thyristors_Principles_and_Characteristics.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 2: Thyristors Principles and Characteristics" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/3-Gate_Triggering_Circuits.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/3-Gate_Triggering_Circuits.ipynb new file mode 100644 index 0000000..040ecea --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/3-Gate_Triggering_Circuits.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 3: Gate Triggering Circuits" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/4-Series_and_Parallel_Operation_of_Thyristors.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/4-Series_and_Parallel_Operation_of_Thyristors.ipynb new file mode 100644 index 0000000..5ac1c4e --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/4-Series_and_Parallel_Operation_of_Thyristors.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 4: Series and Parallel Operation of Thyristors" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/5-Power_Semiconductor_Devices.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/5-Power_Semiconductor_Devices.ipynb new file mode 100644 index 0000000..415868b --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/5-Power_Semiconductor_Devices.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 5: Power Semiconductor Devices" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/6-Phase_Controlled_Convertors.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/6-Phase_Controlled_Convertors.ipynb new file mode 100644 index 0000000..a383680 --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/6-Phase_Controlled_Convertors.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 6: Phase Controlled Convertors" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/7-Dual_Converters.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/7-Dual_Converters.ipynb new file mode 100644 index 0000000..ee6eae1 --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/7-Dual_Converters.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 7: Dual Converters" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/8-Choppers.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/8-Choppers.ipynb new file mode 100644 index 0000000..950a43d --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/8-Choppers.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 8: Choppers" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} diff --git a/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/9-Inverters.ipynb b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/9-Inverters.ipynb new file mode 100644 index 0000000..b25c19f --- /dev/null +++ b/Power_Electronics_by_M_D_Singh_and_K_B_Khanchandani/9-Inverters.ipynb @@ -0,0 +1,32 @@ +{ +"cells": [ + { + "cell_type": "markdown", + "metadata": {}, + "source": [ + "# Chapter 9: Inverters" + ] + }, +], +"metadata": { + "kernelspec": { + "display_name": "Scilab", + "language": "scilab", + "name": "scilab" + }, + "language_info": { + "file_extension": ".sce", + "help_links": [ + { + "text": "MetaKernel Magics", + "url": "https://github.com/calysto/metakernel/blob/master/metakernel/magics/README.md" + } + ], + "mimetype": "text/x-octave", + "name": "scilab", + "version": "0.7.1" + } + }, + "nbformat": 4, + "nbformat_minor": 0 +} |