blob: 096fed08f1cd85e51db6faff9d6a84ed2f21d915 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
/* Copyright (C) 2016 - IIT Bombay - FOSSEE
This file must be used under the terms of the CeCILL.
This source file is licensed as described in the file COPYING, which
you should have received as part of this distribution. The terms
are also available at
http://www.cecill.info/licences/Licence_CeCILL_V2-en.txt
Author: Siddhesh Wani, Jorawar Singh
Organization: FOSSEE, IIT Bombay
Email: toolbox@scilab.in
*/
#ifndef __INT_RPIPERIPHERALGPIO_H__
#define __INT_RPIPERIPHERALGPIO_H__
#include "types.h"
#include "RPIPeripheralDigital.h"
#ifdef __cplusplus
extern "C" {
#endif
#define u80RPI_digitalReadu80(pin) u8RPI_digitalReads(pin);
#define d0RPI_digitalReadd0(pin) u8RPI_digitalReads(pin);
#define RPI_digitalReadByteu80() RPI_digitalReadByte();
#define u80u80RPI_digitalWrite(pin,state) u8RPI_digitalWrites(pin,state);
#define d0d0RPI_digitalWrite(pin,state) u8RPI_digitalWrites(pin,state);
#define u80RPI_digitalWriteByte(value) u8RPI_digitalWriteBytes(value);
#ifdef __cplusplus
} /* extern "C" */
#endif
#endif /* !__INT_RPIPERIPHERALGPIO_H__ */
|
