summaryrefslogtreecommitdiff
path: root/src/c/hardware/avr/timer/u8AVRTimerSetups.c
blob: 6ee8d2af967b2652d95495f0e6eb668d4639ee0d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
/* Copyright (C) 2016 - IIT Bombay - FOSSEE

 This file must be used under the terms of the CeCILL.
 This source file is licensed as described in the file COPYING, which
 you should have received as part of this distribution.  The terms
 are also available at
 http://www.cecill.info/licences/Licence_CeCILL_V2-en.txt
 Author: Ashish Kamble
 Organization: FOSSEE, IIT Bombay
 Email: toolbox@scilab.in
*/ 
//Function selects the clock source and timer with prescaler.

#include "AVRPeripheralTimer.h"

uint8 u8AVRTimerSetups(uint8 timer,uint16 prescaler,uint8 clock_source)
{
 
 if(clock_source==0)
 {
  if(timer==0)
  {
   switch(prescaler)
   {
    case 1:    TCCR0 |= (1<<CS00);
               TCNT0 = 0x00;
    case 8:    TCCR0 |= (1<<CS01);
	       TCNT0 = 0x00;
    case 64:   TCCR0 |= (1<<CS00)|(1<<CS01);
	       TCNT0 = 0x00;
    case 256:  TCCR0 |= (1<<CS02);
               TCNT0 = 0x00;
    case 1024: TCCR0 |= (1<<CS00)|(1<<CS02);
	       TCNT0 = 0x00;
    }
   }
  else if(timer==2)
  {
   switch(prescaler)
   {
    case 1:    TCCR2 |= (1<<CS20);
               TCNT2 = 0x00;
    case 8:    TCCR2 |= (1<<CS21);
	       TCNT2 = 0x00;
    case 64:   TCCR2 |= (1<<CS20)|(1<<CS21);
	       TCNT2 = 0x00;
    case 256:  TCCR2 |= (1<<CS22);
               TCNT2 = 0x00;
    case 1024: TCCR2 |= (1<<CS20)|(1<<CS22);
	       TCNT2 = 0x00;
    }
   }
  else if(timer==1)
  {
   switch(prescaler)
   {
    case 1:    TCCR1B |= (1<<CS10);
               TCNT1H = 0x00;
               TCNT1L = 0x00;
    case 8:    TCCR1B |= (1<<CS11);
               TCNT1H = 0x00;
               TCNT1L = 0x00;
    case 64:   TCCR1B |= (1<<CS10)|(1<<CS11);
               TCNT1H = 0x00;
               TCNT1L = 0x00;
    case 256:  TCCR1B |= (1<<CS12);
               TCNT1H = 0x00;
               TCNT1L = 0x00;
    case 1024: TCCR1B |= (1<<CS10)|(1<<CS12);
               TCNT1H = 0x00;
               TCNT1L = 0x00;
   }
  }
  }
  else if(clock_source==1)
  { 
   if(timer==0)
   {
    TCCR0 |= (1<<CS00)|(1<<CS01)|(1<<CS02);
    TCNT0 = 0x00;
   }
   else if(timer==2)
   { 
    TCCR2 |= (1<<CS20)|(1<<CS21)|(1<<CS22);
    TCNT2 = 0x00;
   }
   else if(timer==1)
   { 
    TCCR1B |= (1<<CS10)|(1<<CS11)|(1<<CS12);
    TCNT1H = 0x00;
    TCNT1L = 0x00;
   } 
  }  
 return 0;
}