1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
|
/* Copyright (C) 2016 - IIT Bombay - FOSSEE
This file must be used under the terms of the CeCILL.
This source file is licensed as described in the file COPYING, which
you should have received as part of this distribution. The terms
are also available at
http://www.cecill.info/licences/Licence_CeCILL_V2-en.txt
Author: Mushir
Organization: FOSSEE, IIT Bombay
Email: toolbox@scilab.in
*/
#ifndef __INT_BITCMP_H__
#define __INT_BITCMP_H__
#define u80d0bitcmpu80(in1,in2) u8bitcmps(in1,in2)
#define u82d0bitcmpu82(in1,size1,in2,out) u8bitcmpa(in1,in2,size1[0]*size1[1],out)
#define u160d0bitcmpu160(in1,in2) u16bitcmps(in1,in2)
#define u162d0bitcmpu162(in1,size1,in2,out) u16bitcmpa(in1,in2,size1[0]*size1[1],out)
#endif
|
