summaryrefslogtreecommitdiff
path: root/src/c/hardware/avr/adc/u8AVRADCSetups.c
diff options
context:
space:
mode:
authorsiddhu89902015-11-28 11:01:40 +0530
committersiddhu89902015-11-28 11:01:40 +0530
commit88c02bb9dad7d955676fe44f6595f996bde3f07e (patch)
treee8c018a5a9535b2bd06356d4c5abf0368bbe9845 /src/c/hardware/avr/adc/u8AVRADCSetups.c
parentdd343609eabf4afcee2aa8eeeda3a383333d30e5 (diff)
downloadScilab2C_fossee_old-88c02bb9dad7d955676fe44f6595f996bde3f07e.tar.gz
Scilab2C_fossee_old-88c02bb9dad7d955676fe44f6595f996bde3f07e.tar.bz2
Scilab2C_fossee_old-88c02bb9dad7d955676fe44f6595f996bde3f07e.zip
Intermediate commit aith support added for AVR (GPIO,ADC). Does not support other targets.
Diffstat (limited to 'src/c/hardware/avr/adc/u8AVRADCSetups.c')
-rw-r--r--src/c/hardware/avr/adc/u8AVRADCSetups.c42
1 files changed, 42 insertions, 0 deletions
diff --git a/src/c/hardware/avr/adc/u8AVRADCSetups.c b/src/c/hardware/avr/adc/u8AVRADCSetups.c
new file mode 100644
index 0000000..620f80f
--- /dev/null
+++ b/src/c/hardware/avr/adc/u8AVRADCSetups.c
@@ -0,0 +1,42 @@
+// Function to initialise ADC of AVR
+//
+// Calling Sequence
+// AVRSetupADC(uint8 prescalar, uint8 adc_ref)
+//
+// Parameters
+// prescalar: prescalar to be used for generating ADC clock (0-7)
+// adc_ref : reference voltage to be used for ADC conversion
+// 0 -> Voltage on VREF pin
+// 1 -> Voltage on AVCC pin
+// 2 -> Internal 2.56 reference voltage
+//
+// Description
+// This function initialises ADc of AVR with given parameters. 'prescalar' is
+// needed for deciding ADC clock. ADC clock should be between 50KHz and 200KHz
+// and it given as (MCU clock/2^prescalar). Select appropriate prescalar depending
+// on MCU clock. 'adc_ref' selects one of the available reference voltage sources
+// available
+// Examples
+// AVRADCSetup(128,0)
+//
+// Authors
+// Siddhesh Wani
+//
+
+#include "AVRPeripheralADC.h"
+
+
+uint8 u8AVRADCSetups(uint8 prescalar, uint8 adc_ref)
+{
+ /*Set the prescalar value*/
+ ADCSRA |= (prescalar & 0x07);
+
+ /*Set the adc reference voltage*/
+ ADMUX |= ((adc_ref & 0x03) << 6);
+
+ /*Enable ADC hardware. Set ADEN bit*/
+ ADCSRA |= (1<<7);
+
+ return 0;
+}
+