1 2 3 4 5 6 7 8
//example 3.7// //not using nor// clc //refreshes all variables// clear //clears the screen// disp('in the figure same input is given to NOR gate on both ends.') //result//