blob: 6ba8881330551627bd8bf2e8e2ae7997a1de57da (
plain)
1
2
3
4
5
6
7
|
//example 1.11(a)//
clc
//clears the screen//
clear
//clears already existing variables//
disp('If we connect one input of EX-OR gate to 0 permanently, we observe that Y=A*0''+A''*0')
disp('thus, Y=A')
|
