summaryrefslogtreecommitdiff
path: root/1964/CH5/EX5.9/ex5_9.sce
blob: 47d520451a8b09a9e45fb5a177ab456172090869 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
//Chapter-5, Example 5.9, Page 169
//=============================================================================
clc
clear
//INPUT DATA
phi=40;//phase in degrees
V=150;//voltage in Volts
I=8;//current in A
//the applied voltage lags behind the current .That means the current leads the voltage
//hence pf is leading
//CALCULATIONS
pf=cos(phi*%pi/180);//in degrees--->leading
//hence it is a capacitive circuit
pa=V*I*pf;//active power in W
pr=V*I*sin(phi*%pi/180);//reactive power in VAR
mprintf("Thus active and reactive power are %3.1f W and %3.1f VAR respectively",pa,pr);
//=================================END OF PROGRAM======================================================================================================

;