summaryrefslogtreecommitdiff
path: root/196/CH4/EX4.4/example_4_4.sce
blob: ef851c9731634de1f40e78da71a645b64decabc0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
//Chapter 4
//Example 4-4
//DesignUsingVutAndVlt 
//Page 96
clear;clc;
//Given
Vut = 12 ; Vlt = 8 ; //Upper and Lower Threshold Voltages 
Vsatp = 15 ; Vsatm = -15 ;// Saturation Voltages
R = 10*10^3 ;//Choosing R
//Design
Vh = Vut - Vlt ; // Hysteresis Voltage 
Vctr = (Vut + Vlt)/2;//Center Voltage
n = (Vsatp - Vsatm)/Vh ; // Resistor Factor
Vref = Vctr / (1 + (1/n)); //Reference Voltage
Resistance = n * R;
printf ( "\n\n Hysteresis Voltage = %.4f V \n\n",Vh )
printf ( "\n\n Center Voltage = %.4f V \n\n", Vctr )
printf ( "\n\n Resistor Factor = %.4f \n\n" , n )
printf ( "\n\n Reference Voltage = %.4f \n\n", Vref)
printf ( "\n\n Feedback resistor = %.4f \n\n", Resistance)