summaryrefslogtreecommitdiff
path: root/1529/CH21/EX21.24/21_24.sce
diff options
context:
space:
mode:
Diffstat (limited to '1529/CH21/EX21.24/21_24.sce')
-rwxr-xr-x1529/CH21/EX21.24/21_24.sce14
1 files changed, 14 insertions, 0 deletions
diff --git a/1529/CH21/EX21.24/21_24.sce b/1529/CH21/EX21.24/21_24.sce
new file mode 100755
index 000000000..55fac1462
--- /dev/null
+++ b/1529/CH21/EX21.24/21_24.sce
@@ -0,0 +1,14 @@
+//Chapter 21, Problem 24
+clc;
+v1=220; //primary voltage
+v2=1760; //secondary voltage
+R=2; //cable resistance
+Rl=1.28e3; //load across secondary winding
+N=v1/v2; //turns ratio
+R1=N^2*Rl; //equivalent input resistance
+Rin=R+R1; //total input resistance,
+I1=v1/Rin; //primary current
+I2=I1*N; //secondary current
+P=I2^2*Rl; //power dissipated
+printf("(a) Primary current = %d A\n\n",I1);
+printf("(b) Power dissipated in load resistor = %d W",P);