summaryrefslogtreecommitdiff
path: root/911/CH9/EX9.13/ex_9_13.sce
diff options
context:
space:
mode:
authorprashantsinalkar2017-10-10 12:27:19 +0530
committerprashantsinalkar2017-10-10 12:27:19 +0530
commit7f60ea012dd2524dae921a2a35adbf7ef21f2bb6 (patch)
treedbb9e3ddb5fc829e7c5c7e6be99b2c4ba356132c /911/CH9/EX9.13/ex_9_13.sce
parentb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (diff)
downloadScilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.gz
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.bz2
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.zip
initial commit / add all books
Diffstat (limited to '911/CH9/EX9.13/ex_9_13.sce')
-rw-r--r--911/CH9/EX9.13/ex_9_13.sce6
1 files changed, 6 insertions, 0 deletions
diff --git a/911/CH9/EX9.13/ex_9_13.sce b/911/CH9/EX9.13/ex_9_13.sce
new file mode 100644
index 000000000..70be49040
--- /dev/null
+++ b/911/CH9/EX9.13/ex_9_13.sce
@@ -0,0 +1,6 @@
+//example 9.13//
+clc
+//clears the screen//
+clear
+//clears all existing variables//
+disp('Initially all the outputs are in logic 0 state. Since A=B=1, the serial input to the shift register is logic 1. The (MR)'' input is initially inactive. For the first three clock pulses, the output status is 10000000, 11000000 and 11100000. With the fourth clock pulse, the output tends to go to 11110000 but it can not be stable state as the NAND output goes from 1 to 0. This resets the register to 00000000. Thus, the register transits from 11100000 to 00000000. With the fifth, sixth, and seventh clock pulse, the circuit goes through 10000000, 11000000 and 11100000. The eighth clock pulse regenerates to 00000000') \ No newline at end of file