summaryrefslogtreecommitdiff
path: root/863/CH5/EX5.3/Ex5_3.txt
diff options
context:
space:
mode:
authorprashantsinalkar2017-10-10 12:27:19 +0530
committerprashantsinalkar2017-10-10 12:27:19 +0530
commit7f60ea012dd2524dae921a2a35adbf7ef21f2bb6 (patch)
treedbb9e3ddb5fc829e7c5c7e6be99b2c4ba356132c /863/CH5/EX5.3/Ex5_3.txt
parentb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (diff)
downloadScilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.gz
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.bz2
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.zip
initial commit / add all books
Diffstat (limited to '863/CH5/EX5.3/Ex5_3.txt')
-rw-r--r--863/CH5/EX5.3/Ex5_3.txt23
1 files changed, 23 insertions, 0 deletions
diff --git a/863/CH5/EX5.3/Ex5_3.txt b/863/CH5/EX5.3/Ex5_3.txt
new file mode 100644
index 000000000..b11db44da
--- /dev/null
+++ b/863/CH5/EX5.3/Ex5_3.txt
@@ -0,0 +1,23 @@
+//Caption:Design an inverter by determining input resistance,current and capacitance
+//Ex5.3
+clc;
+clear;
+close;
+Vo=11//Output voltage(in volts)
+Vcc=12//Collector voltage(in volts)
+Vi=6//Input voltage(in volts)
+f=1//Frequency(in Khz)
+Vb=0.5//Base voltage(in volts)
+Vee=-12//Emitter voltage(in volts)
+Ib=500//Max base current(in nA)
+Vc=2//Collector voltage(in volts)
+Vr2=Vb-Vee
+I2=100*Ib*0.001
+R2=Vr2/I2
+i=Vr2/R2
+R1=(Vcc-Vb)/i
+Ri=(R1*R2)*1000/(R1+R2)
+Ii=Vi*1000/Ri
+pw=1000/(2*f)
+C=(Ii*pw)*10^(-6)/Vc
+disp(C,Ii,Ri,'Input resistance(in kilo ohm),Input current(in micro ampere) and Capacitance(in micro farad)=') \ No newline at end of file