diff options
| author | prashantsinalkar | 2017-10-10 12:27:19 +0530 |
|---|---|---|
| committer | prashantsinalkar | 2017-10-10 12:27:19 +0530 |
| commit | 7f60ea012dd2524dae921a2a35adbf7ef21f2bb6 (patch) | |
| tree | dbb9e3ddb5fc829e7c5c7e6be99b2c4ba356132c /863/CH12/EX12.1 | |
| parent | b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (diff) | |
| download | Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.gz Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.bz2 Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.zip | |
initial commit / add all books
Diffstat (limited to '863/CH12/EX12.1')
| -rw-r--r-- | 863/CH12/EX12.1/Ex12_1.sce | 26 | ||||
| -rw-r--r-- | 863/CH12/EX12.1/Ex12_1.txt | 26 | ||||
| -rw-r--r-- | 863/CH12/EX12.1/Result12_1.txt | 4 |
3 files changed, 56 insertions, 0 deletions
diff --git a/863/CH12/EX12.1/Ex12_1.sce b/863/CH12/EX12.1/Ex12_1.sce new file mode 100644 index 000000000..62ee0a86b --- /dev/null +++ b/863/CH12/EX12.1/Ex12_1.sce @@ -0,0 +1,26 @@ +//Caption: Determine fan out for DTL NAND gate
+//Ex12.1
+clc;
+clear;
+close;
+hfe=20
+Vbe=0.7//Base emitter voltage(in volts)
+R3=6//Resistance(in kilo ohm)
+R2=5//Resistance(in kilo ohm)
+Vcc=5//Supply voltage(in volts)
+R1=2//Resistance(in kilo ohm)
+Vce=0.2//Collector emitter voltage(in volts)
+Vf4=0.7//Diode forward voltage
+Vf5=Vf4
+Vf6=Vf4
+I2=Vbe/R2
+Va=Vf4+Vf5+Vbe
+I1=(Vcc-Va)/R1
+Ib=I1-I2
+Ic1=hfe*Ib
+I3=(Vcc-Vce)/R3
+Iol=Ic1-I3
+R4=R1
+Iil=(Vcc-Vf6)/R4
+fo=Iol/Iil
+disp(fo,'Fan out=')
\ No newline at end of file diff --git a/863/CH12/EX12.1/Ex12_1.txt b/863/CH12/EX12.1/Ex12_1.txt new file mode 100644 index 000000000..62ee0a86b --- /dev/null +++ b/863/CH12/EX12.1/Ex12_1.txt @@ -0,0 +1,26 @@ +//Caption: Determine fan out for DTL NAND gate
+//Ex12.1
+clc;
+clear;
+close;
+hfe=20
+Vbe=0.7//Base emitter voltage(in volts)
+R3=6//Resistance(in kilo ohm)
+R2=5//Resistance(in kilo ohm)
+Vcc=5//Supply voltage(in volts)
+R1=2//Resistance(in kilo ohm)
+Vce=0.2//Collector emitter voltage(in volts)
+Vf4=0.7//Diode forward voltage
+Vf5=Vf4
+Vf6=Vf4
+I2=Vbe/R2
+Va=Vf4+Vf5+Vbe
+I1=(Vcc-Va)/R1
+Ib=I1-I2
+Ic1=hfe*Ib
+I3=(Vcc-Vce)/R3
+Iol=Ic1-I3
+R4=R1
+Iil=(Vcc-Vf6)/R4
+fo=Iol/Iil
+disp(fo,'Fan out=')
\ No newline at end of file diff --git a/863/CH12/EX12.1/Result12_1.txt b/863/CH12/EX12.1/Result12_1.txt new file mode 100644 index 000000000..01f7ed725 --- /dev/null +++ b/863/CH12/EX12.1/Result12_1.txt @@ -0,0 +1,4 @@ +Fan out=
+
+ 11.813953
+
\ No newline at end of file |