summaryrefslogtreecommitdiff
path: root/74/CH1/EX1.2/example2_sce.sce
diff options
context:
space:
mode:
authorpriyanka2015-06-24 15:03:17 +0530
committerpriyanka2015-06-24 15:03:17 +0530
commitb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch)
treeab291cffc65280e58ac82470ba63fbcca7805165 /74/CH1/EX1.2/example2_sce.sce
downloadScilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip
initial commit / add all books
Diffstat (limited to '74/CH1/EX1.2/example2_sce.sce')
-rwxr-xr-x74/CH1/EX1.2/example2_sce.sce14
1 files changed, 14 insertions, 0 deletions
diff --git a/74/CH1/EX1.2/example2_sce.sce b/74/CH1/EX1.2/example2_sce.sce
new file mode 100755
index 000000000..9ad37d0d3
--- /dev/null
+++ b/74/CH1/EX1.2/example2_sce.sce
@@ -0,0 +1,14 @@
+// chapter 1
+// example 1.2
+//page 17. figure 1.21
+//given
+Rc=4700,Re=2700;// Resistor is in ohm
+Vcc=12;Vee=12;// voltage is in volt
+Vbe=.7;// assuming Vbe
+Ie=(Vee-Vbe)/(2*Re);
+disp(Ie)//current is in ampere
+Icq=Ie;
+disp(Icq)//current is in ampere
+Vc=Icq*Rc;
+Vce=Vcc+Vbe-Vc;
+disp(Vce) \ No newline at end of file