summaryrefslogtreecommitdiff
path: root/620/CH7/EX7.1/example7_1.sce
diff options
context:
space:
mode:
authorprashantsinalkar2017-10-10 12:27:19 +0530
committerprashantsinalkar2017-10-10 12:27:19 +0530
commit7f60ea012dd2524dae921a2a35adbf7ef21f2bb6 (patch)
treedbb9e3ddb5fc829e7c5c7e6be99b2c4ba356132c /620/CH7/EX7.1/example7_1.sce
parentb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (diff)
downloadScilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.gz
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.bz2
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.zip
initial commit / add all books
Diffstat (limited to '620/CH7/EX7.1/example7_1.sce')
-rw-r--r--620/CH7/EX7.1/example7_1.sce16
1 files changed, 16 insertions, 0 deletions
diff --git a/620/CH7/EX7.1/example7_1.sce b/620/CH7/EX7.1/example7_1.sce
new file mode 100644
index 000000000..7666294e1
--- /dev/null
+++ b/620/CH7/EX7.1/example7_1.sce
@@ -0,0 +1,16 @@
+disp("Part a");
+r1=40;
+r2=60;
+r3=24;
+r=r1*r2/(r1+r2)+r3;
+disp("the total resistance (in Ω) of the circuit is"); disp(r);
+disp("Part b");
+v=48;
+i=v/r;
+disp("the current drawn (in A) from the source is"); disp(i);
+disp("Part c");
+i1=i*r1/(r1+r2);
+disp("the current drawn (in A) through the 60 Ω resistor is"); disp(i1);
+disp("Part d");
+v3=i*r3;
+disp("the volatge (in V) across the 24 Ω resistor is"); disp(v3); \ No newline at end of file