summaryrefslogtreecommitdiff
path: root/506/CH6/EX6.4/Example6_4.sce
diff options
context:
space:
mode:
authorpriyanka2015-06-24 15:03:17 +0530
committerpriyanka2015-06-24 15:03:17 +0530
commitb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch)
treeab291cffc65280e58ac82470ba63fbcca7805165 /506/CH6/EX6.4/Example6_4.sce
downloadScilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip
initial commit / add all books
Diffstat (limited to '506/CH6/EX6.4/Example6_4.sce')
-rwxr-xr-x506/CH6/EX6.4/Example6_4.sce16
1 files changed, 16 insertions, 0 deletions
diff --git a/506/CH6/EX6.4/Example6_4.sce b/506/CH6/EX6.4/Example6_4.sce
new file mode 100755
index 000000000..d39daf54a
--- /dev/null
+++ b/506/CH6/EX6.4/Example6_4.sce
@@ -0,0 +1,16 @@
+clear;
+clc;
+
+//Caption: To verify that AND-OR topology is equivallent to NAND-NAND system
+disp('In digital electronics we have to come across situations where we need to use an inpout with a bar but here we will denote as');
+disp('X with a bar = Xb and X with two bars = Xbb');
+
+//Solution
+disp('We know that X =Xbb');
+disp('For AND OR logic the output of AND and simultaneously neglecting the input to following OR does not change the logic');
+disp('We have also neglected the output of the OR gate and at the same time have added an INVERTER so that logic is once again unaffected');
+disp('AN OR gate neglected at each terminal is an an AND circuit');
+disp('Since AND followed by an inverter is NAND ');
+disp('Hencee the NAND NAND is equivallent to AND OR');
+
+//end \ No newline at end of file