summaryrefslogtreecommitdiff
path: root/3802/CH8/EX8.2/Ex8_2.sce
diff options
context:
space:
mode:
authorprashantsinalkar2017-10-10 12:27:19 +0530
committerprashantsinalkar2017-10-10 12:27:19 +0530
commit7f60ea012dd2524dae921a2a35adbf7ef21f2bb6 (patch)
treedbb9e3ddb5fc829e7c5c7e6be99b2c4ba356132c /3802/CH8/EX8.2/Ex8_2.sce
parentb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (diff)
downloadScilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.gz
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.bz2
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.zip
initial commit / add all books
Diffstat (limited to '3802/CH8/EX8.2/Ex8_2.sce')
-rw-r--r--3802/CH8/EX8.2/Ex8_2.sce26
1 files changed, 26 insertions, 0 deletions
diff --git a/3802/CH8/EX8.2/Ex8_2.sce b/3802/CH8/EX8.2/Ex8_2.sce
new file mode 100644
index 000000000..51a826d16
--- /dev/null
+++ b/3802/CH8/EX8.2/Ex8_2.sce
@@ -0,0 +1,26 @@
+//Book Name:Fundamentals of Electrical Engineering
+//Author:Rajendra Prasad
+//Publisher: PHI Learning Private Limited
+//Edition:Third ,2014
+
+//Ex8_2.sce
+
+clc;
+clear;
+p=4;
+s=30;
+c=90;
+Cs=2*c;
+printf("\n Number of coil sides=%d \n",Cs)
+Cs_per_slot=Cs/s;
+printf("\n Number of coil sides per slot=%d \n",Cs_per_slot)
+Yb1=Cs/p+2; //Winding is not split
+Yb2=Cs/p-2; //Winding is split
+Yb=Yb2;
+printf("\n Back pitch=%d \n",Yb)
+Cs1=1+Yb;
+Cs3=3+Yb;
+Cs5=5+Yb;
+//Top coil sides 1,3,5 are in in slot,while all the corresponding bottom coil sides 44,46,48 are in slot 8.
+
+