summaryrefslogtreecommitdiff
path: root/3760/CH1/EX1.54
diff options
context:
space:
mode:
authorprashantsinalkar2017-10-10 12:27:19 +0530
committerprashantsinalkar2017-10-10 12:27:19 +0530
commit7f60ea012dd2524dae921a2a35adbf7ef21f2bb6 (patch)
treedbb9e3ddb5fc829e7c5c7e6be99b2c4ba356132c /3760/CH1/EX1.54
parentb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (diff)
downloadScilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.gz
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.bz2
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.zip
initial commit / add all books
Diffstat (limited to '3760/CH1/EX1.54')
-rw-r--r--3760/CH1/EX1.54/Ex1_54.sce11
1 files changed, 11 insertions, 0 deletions
diff --git a/3760/CH1/EX1.54/Ex1_54.sce b/3760/CH1/EX1.54/Ex1_54.sce
new file mode 100644
index 000000000..49cf5e118
--- /dev/null
+++ b/3760/CH1/EX1.54/Ex1_54.sce
@@ -0,0 +1,11 @@
+clc;
+z1=0.4+2.2*%i; // leakage impedance referred to secondary for transformer 1
+s1=510; // secondary no load voltage for transformer 1
+z2=0.6+1.7*%i; // leakage impedance referred to secondary for transformer 2
+s2=500; // secondary no load voltage for transformer 2
+zl=5+3*%i; // load impedance
+// current shared by both transformers should be equal i.e. I1=I2
+t=(s2*(z1)-(s1-s2)*zl-(s1-s2)*zl)/s1;
+xn=sqrt(abs(t)^2-real(z2)^2);
+xe=xn-imag(z2); // external reactance to be added in series
+printf('External reactance connected in series with leakage impedance of transformer 2 so that the current shared by both transformers are equal is %f ohm',xe);