diff options
author | priyanka | 2015-06-24 15:03:17 +0530 |
---|---|---|
committer | priyanka | 2015-06-24 15:03:17 +0530 |
commit | b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch) | |
tree | ab291cffc65280e58ac82470ba63fbcca7805165 /3515/CH5/EX5.20/Ex5_20.sce | |
download | Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2 Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip |
initial commit / add all books
Diffstat (limited to '3515/CH5/EX5.20/Ex5_20.sce')
-rw-r--r-- | 3515/CH5/EX5.20/Ex5_20.sce | 23 |
1 files changed, 23 insertions, 0 deletions
diff --git a/3515/CH5/EX5.20/Ex5_20.sce b/3515/CH5/EX5.20/Ex5_20.sce new file mode 100644 index 000000000..3cd2c2b73 --- /dev/null +++ b/3515/CH5/EX5.20/Ex5_20.sce @@ -0,0 +1,23 @@ +// Exa 5.20
+format('v',5);
+clc;
+clear;
+close;
+// Given data
+A= 100;
+Vs=1;// in volt
+Bita=1;// as in the voltage follower, the output voltage is same as input
+Af= A/(1+Bita*A);
+CLG= 1+A*Bita;// closed loop gain
+disp(CLG,"Closed loop gain is : ")
+CLG_dB= 20*log10(CLG);
+disp(CLG_dB,"Closed loop gain in dB is : ")
+Vo= Af*Vs;// in V
+disp(Vo,"Value of Vo in volt is : ")
+Vi= Vs-Vo;// in V
+disp(round(Vi*10^3),"Value of Vi in mV is : ")
+// If A decrease 10%,i.e.
+A=90;
+Af_desh= A/(1+Bita*A);
+Per_gain_reduction= (Af_desh-Af)/Af*100;// in %
+disp(Per_gain_reduction,"Percentage of gain reduction in %")
|