summaryrefslogtreecommitdiff
path: root/293/CH9/EX9.3/eg9_3.sce
diff options
context:
space:
mode:
authorpriyanka2015-06-24 15:03:17 +0530
committerpriyanka2015-06-24 15:03:17 +0530
commitb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch)
treeab291cffc65280e58ac82470ba63fbcca7805165 /293/CH9/EX9.3/eg9_3.sce
downloadScilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip
initial commit / add all books
Diffstat (limited to '293/CH9/EX9.3/eg9_3.sce')
-rwxr-xr-x293/CH9/EX9.3/eg9_3.sce38
1 files changed, 38 insertions, 0 deletions
diff --git a/293/CH9/EX9.3/eg9_3.sce b/293/CH9/EX9.3/eg9_3.sce
new file mode 100755
index 000000000..edac541ea
--- /dev/null
+++ b/293/CH9/EX9.3/eg9_3.sce
@@ -0,0 +1,38 @@
+//a
+//transistor parameters
+ R2 = 0.625;
+ hie = 1.67;
+ Rb = 4.16;
+ Rl = 2.4;
+ Roe = 150;
+
+ Cc = 25 * 10^-6;
+ rBB = 0.29;
+ rBE = 1.375;
+ Cd = 6900 * 10^-12;
+ Ct = 40 * 10^-12;
+ gm = 0.032;
+
+ Req = (Rl*Roe)/(Rl + Roe);
+ hfe = 44;
+ a = 1 + (R2/Req);
+ b = 1 + (hie/Rb);
+ Aim = -hfe/(a*b); // mid band frequency gain
+ disp("a")
+ disp(Aim,"The mid band frequency gain of the first stage of the circuit is: ")
+
+ //b
+ Tl = 2*%pi*(Req + R2)*Cc*(10^3);
+ Fl = 1/Tl;
+
+ Rp = (Req*R2)/(Req + R2);
+ C = Cd + Ct*(1 + gm*Rp*10^3);
+ d = Rb + hie ;
+ e = rBE * (Rb + rBB)* 10^3 * C ;
+ Fh = d/(2*%pi*e);
+
+ BW = Fh - Fl;
+ disp("b")
+ disp(BW, "The bandwidth of the first stage amplifier in Hz is :")
+
+ \ No newline at end of file