summaryrefslogtreecommitdiff
path: root/25/CH11/EX11.10/11_10.sce
diff options
context:
space:
mode:
authorpriyanka2015-06-24 15:03:17 +0530
committerpriyanka2015-06-24 15:03:17 +0530
commitb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch)
treeab291cffc65280e58ac82470ba63fbcca7805165 /25/CH11/EX11.10/11_10.sce
downloadScilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip
initial commit / add all books
Diffstat (limited to '25/CH11/EX11.10/11_10.sce')
-rwxr-xr-x25/CH11/EX11.10/11_10.sce16
1 files changed, 16 insertions, 0 deletions
diff --git a/25/CH11/EX11.10/11_10.sce b/25/CH11/EX11.10/11_10.sce
new file mode 100755
index 000000000..0a4a183e7
--- /dev/null
+++ b/25/CH11/EX11.10/11_10.sce
@@ -0,0 +1,16 @@
+//example:11.10,page no.-637.
+// program to design a transistor oscillator at 4 GHZ using a GaAs FET in common gate configuration.
+s11=2.18*expm(%i*(-35)*%pi/180);
+s21=2.75*expm(%i*(96)*%pi/180);
+s12=1.26*expm(%i*(18)*%pi/180);
+s22=0.52*expm(%i*(155)*%pi/180);// all are s parameter that are applicable for transistor in common gate configuration with aseries inductor.
+delta=s12*s21-s11*s22;
+Ct=conj(s22-delta*conj(s11));
+Rt=abs((s12*s21)/(abs(s22)^2-abs(delta)^2))
+taot=0.59*expm(%i*(-104)*%pi/180);
+taoin=s11+(s12*s21*taot)/(1-s22*taot);
+[mag_taoin,theta_taoin]=polar(taoin)
+Zin=((1+taoin)/(1-taoin))*Zo;
+Zl=-(real(Zin)/3)-(%i*imag(Zin));
+disp([mag_taoin,theta_taoin])
+disp(Zl,'the load impedence will be = ') \ No newline at end of file