summaryrefslogtreecommitdiff
path: root/2459/CH9/EX9.10/Ex9_10.sce
diff options
context:
space:
mode:
authorprashantsinalkar2017-10-10 12:27:19 +0530
committerprashantsinalkar2017-10-10 12:27:19 +0530
commit7f60ea012dd2524dae921a2a35adbf7ef21f2bb6 (patch)
treedbb9e3ddb5fc829e7c5c7e6be99b2c4ba356132c /2459/CH9/EX9.10/Ex9_10.sce
parentb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (diff)
downloadScilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.gz
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.bz2
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.zip
initial commit / add all books
Diffstat (limited to '2459/CH9/EX9.10/Ex9_10.sce')
-rw-r--r--2459/CH9/EX9.10/Ex9_10.sce21
1 files changed, 21 insertions, 0 deletions
diff --git a/2459/CH9/EX9.10/Ex9_10.sce b/2459/CH9/EX9.10/Ex9_10.sce
new file mode 100644
index 000000000..10b306ed8
--- /dev/null
+++ b/2459/CH9/EX9.10/Ex9_10.sce
@@ -0,0 +1,21 @@
+//chapter9
+//example9.10
+//page152
+
+n=10
+Vp=230 // V
+
+Vpm=2^0.5*Vp
+Vsm=Vpm/n // since n=Vpm/Vsm=N1/N2
+
+// Idc=Im/%pi and Vdc=Idc*Rl so
+// Vdc=(Im/%pi)*Rl .Also Im*Rl=Vsm so
+Vdc=Vsm/%pi
+
+// in negative half cycle diode is reverse biased so maximum secondary voltage appears across diode.
+PIV=Vsm
+
+printf("output dc voltage = %.2f V \n",Vdc)
+printf("peak inverse voltage = %.2f V \n",PIV)
+
+// accurate answer for output dc voltage is 10.35 V not 10.36 V