summaryrefslogtreecommitdiff
path: root/226/CH12/EX12.23
diff options
context:
space:
mode:
authorprashantsinalkar2017-10-10 12:38:01 +0530
committerprashantsinalkar2017-10-10 12:38:01 +0530
commitf35ea80659b6a49d1bb2ce1d7d002583f3f40947 (patch)
treeeb72842d800ac1233e9d890e020eac5fd41b0b1b /226/CH12/EX12.23
parent7f60ea012dd2524dae921a2a35adbf7ef21f2bb6 (diff)
downloadScilab-TBC-Uploads-f35ea80659b6a49d1bb2ce1d7d002583f3f40947.tar.gz
Scilab-TBC-Uploads-f35ea80659b6a49d1bb2ce1d7d002583f3f40947.tar.bz2
Scilab-TBC-Uploads-f35ea80659b6a49d1bb2ce1d7d002583f3f40947.zip
updated the code
Diffstat (limited to '226/CH12/EX12.23')
-rwxr-xr-x226/CH12/EX12.23/example23_sce.sce34
1 files changed, 18 insertions, 16 deletions
diff --git a/226/CH12/EX12.23/example23_sce.sce b/226/CH12/EX12.23/example23_sce.sce
index d673d3aef..709efb02f 100755
--- a/226/CH12/EX12.23/example23_sce.sce
+++ b/226/CH12/EX12.23/example23_sce.sce
@@ -1,17 +1,19 @@
-//chapter 12
-//example 12.23
-//page 528
-printf("\n")
-printf("given")
-hie=1*10^3;hfe=50;hoe=10*10^-6;Cc=5*10^-12;Cp=330*10^-12;Lp=75*10^-6;Rw=1;Rl=5*10^3;fo=1*10^6;zP=224*10^3;rC=100*10^3;K=.015;Ls=50*10^-6;
-RL=(Zp*Rc)/(Rc+Zp)
-disp("voltage gain from the input to the primary memory winding")
-Avp=(hfe*RL)/hie
-Vsp=K*sqrt(Ls/Lp)
-disp("overall voltage gain from the input to teh secondary winding")
-Av=Avp*Vsp
-Qp=Rc/(2*3.14*fo*Lp)
-Ql=471;
-Q=(Ql*Qp)/(Ql+Qp)
-B=fo/Q;
+//chapter 12
+//example 12.23
+//page 528
+printf("\n")
+printf("given")
+hie=1*10^3;hfe=50;hoe=10*10^-6;Cc=5*10^-12;Cp=330*10^-12;Lp=75*10^-6;Rw=1;Rl=5*10^3;fo=1*10^6;K=.015;Ls=50*10^-6;
+Zp=Lp/((Cp+Cc)*Rw);
+Rc=(1.0/hoe)/1000;
+RL=(Zp*Rc)/(Rc+Zp)
+disp("voltage gain from the input to the primary memory winding")
+Avp=(hfe*RL)/hie
+Vsp=K*sqrt(Ls/Lp)
+disp("overall voltage gain from the input to teh secondary winding")
+Av=Avp*Vsp
+Qp=Rc/(2*3.14*fo*Lp)
+Ql=471;
+Q=(Ql*Qp)/(Ql+Qp)
+B=fo/Q;
printf("bandwidth is %dHz\n",B) \ No newline at end of file