summaryrefslogtreecommitdiff
path: root/199/CH3/EX3.6.a/Example_3_6_a.sce
diff options
context:
space:
mode:
authorpriyanka2015-06-24 15:03:17 +0530
committerpriyanka2015-06-24 15:03:17 +0530
commitb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch)
treeab291cffc65280e58ac82470ba63fbcca7805165 /199/CH3/EX3.6.a/Example_3_6_a.sce
downloadScilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip
initial commit / add all books
Diffstat (limited to '199/CH3/EX3.6.a/Example_3_6_a.sce')
-rwxr-xr-x199/CH3/EX3.6.a/Example_3_6_a.sce19
1 files changed, 19 insertions, 0 deletions
diff --git a/199/CH3/EX3.6.a/Example_3_6_a.sce b/199/CH3/EX3.6.a/Example_3_6_a.sce
new file mode 100755
index 000000000..c4d95334c
--- /dev/null
+++ b/199/CH3/EX3.6.a/Example_3_6_a.sce
@@ -0,0 +1,19 @@
+// Chapter3
+// Page.No-99, Figure.No-3.16
+// Example_3_6_a
+// Voltage gain and input resistance of Op-amp
+// Given
+clear;clc;
+R1=680;R3=680; // Both are in ohms
+RF=6800;R2=6800; // Both are in ohms
+Ri=2*10^6; // Open-loop input resistance of the op-amp
+vx=-1.5;vy=-2; // Both are in volts
+A=200000; // Open-loop Gain
+AD=1+RF/R1; // Voltage gain
+printf("\n Voltage gain is AD = %.f \n",AD) // Result
+B=R2/(R2+R3);
+RiFy=Ri*(1+A*B); // Input resistance of first stage amplifier
+printf("\n Input resistance of first stage amplifier is RiFy = %.1f ohms \n",RiFy) // Result
+B=R1/(R1+RF);
+RiFx=Ri*(1+A*B); // Input resistance of second stage amplifier
+printf("\n Input resistance of second stage amplifier is RiFx = %.1f ohms \n",RiFx) // Result \ No newline at end of file