summaryrefslogtreecommitdiff
path: root/1964/CH12/EX12.17/ex12_17.sce
diff options
context:
space:
mode:
authorpriyanka2015-06-24 15:03:17 +0530
committerpriyanka2015-06-24 15:03:17 +0530
commitb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch)
treeab291cffc65280e58ac82470ba63fbcca7805165 /1964/CH12/EX12.17/ex12_17.sce
downloadScilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip
initial commit / add all books
Diffstat (limited to '1964/CH12/EX12.17/ex12_17.sce')
-rwxr-xr-x1964/CH12/EX12.17/ex12_17.sce8
1 files changed, 8 insertions, 0 deletions
diff --git a/1964/CH12/EX12.17/ex12_17.sce b/1964/CH12/EX12.17/ex12_17.sce
new file mode 100755
index 000000000..10a87f0ec
--- /dev/null
+++ b/1964/CH12/EX12.17/ex12_17.sce
@@ -0,0 +1,8 @@
+//Chapter-12, Example 12.17, Page 364
+//=============================================================================
+clc
+clear
+//During the negative half of the input signal,the diode conducts,and acts like a short circuit.Now,the output voltage,V0=0V.The capacitor is charged to 10V with polarities and it behaves like a battery.
+//During the positive half of the input signal,the diode does not conduct,and acts like an open circuit.Hence,the output voltage,V0=20V.This gives positively clamped voltage.
+mprintf("V0=10+10=20 V")
+//=================================END OF PROGRAM=======================================================================================================