diff options
| author | priyanka | 2015-06-24 15:03:17 +0530 |
|---|---|---|
| committer | priyanka | 2015-06-24 15:03:17 +0530 |
| commit | b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch) | |
| tree | ab291cffc65280e58ac82470ba63fbcca7805165 /196/CH4/EX4.6/example_4_6.sce | |
| download | Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2 Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip | |
initial commit / add all books
Diffstat (limited to '196/CH4/EX4.6/example_4_6.sce')
| -rwxr-xr-x | 196/CH4/EX4.6/example_4_6.sce | 20 |
1 files changed, 20 insertions, 0 deletions
diff --git a/196/CH4/EX4.6/example_4_6.sce b/196/CH4/EX4.6/example_4_6.sce new file mode 100755 index 000000000..164e2b4d6 --- /dev/null +++ b/196/CH4/EX4.6/example_4_6.sce @@ -0,0 +1,20 @@ +//Chapter 4
+//Example 4-6
+//DesignOnInvertingVoltageLevelDetector
+//Page 100
+clear;clc;
+//Given
+Vut = 13.5 ; Vlt = 10.5 ; //Upper and Lower Threshold Voltages
+Vref = -15 ; // Reference Voltage
+Vsatp = 13 ; Vsatm = -13;//Saturation Voltages
+R = 10*10^3 ; // Input Resistance
+Vctr = (Vut + Vlt)/2;
+Vh = Vut - Vlt ;
+m = -(Vref / Vctr);
+Resistance = m * R ;
+n = (Vsatp-Vsatm)/Vh ;
+Resistance1 = n * R ;
+printf (" \n\n Hysteresis Voltage = %.4f ", Vh )
+printf (" \n\n Center Voltage = %.4f ", Vctr )
+printf (" \n\n Resistor mR = %.4f ", Resistance)
+printf (" \n\n Resistor nR = %.4f ", Resistance1)
\ No newline at end of file |