summaryrefslogtreecommitdiff
path: root/1319/CH1/EX1.39
diff options
context:
space:
mode:
authorprashantsinalkar2017-10-10 12:27:19 +0530
committerprashantsinalkar2017-10-10 12:27:19 +0530
commit7f60ea012dd2524dae921a2a35adbf7ef21f2bb6 (patch)
treedbb9e3ddb5fc829e7c5c7e6be99b2c4ba356132c /1319/CH1/EX1.39
parentb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (diff)
downloadScilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.gz
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.bz2
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.zip
initial commit / add all books
Diffstat (limited to '1319/CH1/EX1.39')
-rw-r--r--1319/CH1/EX1.39/1_39.sce47
1 files changed, 47 insertions, 0 deletions
diff --git a/1319/CH1/EX1.39/1_39.sce b/1319/CH1/EX1.39/1_39.sce
new file mode 100644
index 000000000..e54cdc7ed
--- /dev/null
+++ b/1319/CH1/EX1.39/1_39.sce
@@ -0,0 +1,47 @@
+//To determine the current through all the branches of the given network
+
+clc;
+clear;
+
+L=1;
+R=1*(10^3);
+C=400*(10^-6);
+i=2; // 2 cos 50t
+
+w0=1/(sqrt(L*C));
+
+v=i*R; // Voltage across the source
+
+Xl=%i*w0*L; // Inductive reactance
+Xc=-%i/(C*w0);// Capacitive reactance
+
+Il=v/Xl; // Inductor current
+Ic=v/Xc; // Capacitor Current
+
+//Condition to check if angle is 90
+if(real(Il)==0)
+ if(imag(Il)>0)
+ tl=atand(%inf);
+ else
+ tl=-1*atand(%inf);
+ end
+
+else
+ tl=atand(imag(Il)/real(Il));
+end
+
+//Condition to check if angle is 90
+if(real(Ic)==0)
+ if(imag(Ic)>0)
+ tc=atand(%inf);
+ else
+ tc=-1*atand(%inf);
+ end
+
+else
+ tc=atand(imag(Ic)/real(Ic));
+end
+
+printf('The Current through the resistor is %g cos(%g)t A\n',i,w0)
+printf('The Current through the inductor is %g cos(%gt + (%g)) A\n',abs(Il),w0,tl)
+printf('The Current through the capacitor is %g cos(%gt + (%g)) A\n',abs(Ic),w0,tc)