summaryrefslogtreecommitdiff
path: root/1319/CH1/EX1.16/1_16.sce
diff options
context:
space:
mode:
authorprashantsinalkar2017-10-10 12:27:19 +0530
committerprashantsinalkar2017-10-10 12:27:19 +0530
commit7f60ea012dd2524dae921a2a35adbf7ef21f2bb6 (patch)
treedbb9e3ddb5fc829e7c5c7e6be99b2c4ba356132c /1319/CH1/EX1.16/1_16.sce
parentb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (diff)
downloadScilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.gz
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.bz2
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.zip
initial commit / add all books
Diffstat (limited to '1319/CH1/EX1.16/1_16.sce')
-rw-r--r--1319/CH1/EX1.16/1_16.sce27
1 files changed, 27 insertions, 0 deletions
diff --git a/1319/CH1/EX1.16/1_16.sce b/1319/CH1/EX1.16/1_16.sce
new file mode 100644
index 000000000..9ed04a6f4
--- /dev/null
+++ b/1319/CH1/EX1.16/1_16.sce
@@ -0,0 +1,27 @@
+// Determine the original and loaded circuit bandwidth
+
+clc;
+clear;
+
+f0=1000*(10^3);
+V=5;
+Q=50;
+Xl=2*(10^3);
+Xc0=2*(10^3);
+R1=40*(10^3); // Branch near the source
+R2=Q*Xl; // Branch with both the inductor and resitance
+
+Z0=Q*Xc0;
+
+bw=f0/Q; // Original Bandwidth
+
+// Considering loading resistance
+
+Reff= R1*R2/(R1+R2);
+Qd=Reff/Xc0;
+
+bw1=f0/Qd; // Bandwidth with loading resistance
+
+printf('The original bandwidth = %g kHz\n',bw/1000)
+printf('The loaded circuit bandwidth = %g kHz\n',bw1/1000)
+