index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
report
/
presentation
/
runlatex
blob: 1e21dcfff0075dc21a83f4cb8a149ecb3990576a (
plain
)
1
2
3
#!/bin/bash latex $1.tex dvipdf $1.dvi
