index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
library
/
portSpice.bck
blob: 8d0e0c04ac5926f4c8dcbd0bbd27e6028910f42c (
plain
)
1
2
3
EESchema-DOCLIB Version 2.0 Date: Sunday 09 December 2012 11:52:34 PM IST # #End Doc Library