blob: 04a33bc9b6f63932fa850170f195dae04c0d2ecc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
|
EESchema-DOCLIB Version 2.0 Date: Tuesday 09 October 2012 08:20:22 PM IST
#
$CMP 7402
D Quad Nor2
K TTL Nor2
$ENDCMP
#
$CMP 74HC02
D Quad Nor2
K HCMOS Nor2
$ENDCMP
#
$CMP 74HC04
D Hex Inverseur
K HCMOS not inv
$ENDCMP
#
$CMP 74HC74
D Dual D FlipFlop, Set & Reset
K TTL DFF
F 74xx/74hc_hct74.pdf
$ENDCMP
#
$CMP 74HCT02
D Quad Nor2
K HCTMOS Nor2
$ENDCMP
#
$CMP 74HCT04
D Hex Inverseur
K HCTMOS not inv
$ENDCMP
#
$CMP 74LS02
D Quad Nor2
K TTL Nor2
$ENDCMP
#
$CMP 74LS08
D Quad And2
K TTL and2
$ENDCMP
#
$CMP 74LS09
D Quad And2 Open Collect
K TTL and2 OpenCol
$ENDCMP
#
$CMP 74LS107
D Double JK FlipFlop, reset
K TTL JK
$ENDCMP
#
$CMP 74LS109
D Double JK FlipFlop, Set & Reset
K TTL JK
$ENDCMP
#
$CMP 74LS112
D Double JK FlipFlop, Set & Reset
K TTL JK
$ENDCMP
#
$CMP 74LS114
D Double JK, common Clock & Reset, Set
K TTL JK
$ENDCMP
#
$CMP 74LS14
D Hex inverseur schmitt trigger
K TTL not inv
$ENDCMP
#
$CMP 74LS28
D Quad Buffer Nor2
K TTL Nor2 Buffer
$ENDCMP
#
$CMP 74LS32
D Quad Or 2 inputs
K TTL Or2
$ENDCMP
#
$CMP 74LS74
D Dual D FlipFlop, Set & Reset
K TTL DFF
F 74xx/74hc_hct74.pdf
$ENDCMP
#
$CMP 74LS86
D Quad XOR 2 inputs
K TTL XOR2
F 74xx/74ls86.pdf
$ENDCMP
#
#End Doc Library
|
